CY2XP24 Cypress Semiconductor, CY2XP24 Datasheet

no-image

CY2XP24

Manufacturer Part Number
CY2XP24
Description
Crystal to LVPECL Clock Generator
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2XP241ZXC
Manufacturer:
Cypress
Quantity:
344
Part Number:
CY2XP24ZXI
Manufacturer:
Cypress
Quantity:
370
www.DataSheet4U.net
Features
Cypress Semiconductor Corporation
Document #: 001-15705 Rev. *G
Logic Block Diagram
One LVPECL Output Pair
Selectable output frequency: 156.25 MHz or 187.5 MHz
External crystal frequency: 25 MHz
Low root mean square (RMS) phase jitter at 156.25 MHz, using
25 MHz crystal (1.875 MHz to 20 MHz): 0.33 ps (typical)
Pb-free 8-Pin thin shrunk small outline package (TSSOP)
Package
Supply voltage: 3.3 V or 2.5 V
Commercial and industrial temperature ranges
External
Crystal
F_SEL
XOUT
XIN
OSCILLATOR
CRYSTAL
198 Champion Court
DETECTOR
PHASE
Crystal to LVPECL Clock Generator
0 = /25
1 = /30
Functional Description
The CY2XP24 is a PLL (phase locked loop) based high
performance clock generator. It is optimized to generate 10 Gb
Ethernet, Fibre Channel, and other high performance clock
frequencies. It produces an output frequency that is either 6.25
times or 7.5 times the crystal frequency. It uses Cypress’s low
noise VCO technology to achieve low phase jitter, that meets
both 10 Gb Ethernet, Fibre Channel, and SATA jitter
requirements. The CY2XP24 has a crystal oscillator interface
input and one LVPECL output pair.
VCO
San Jose
,
CA 95134-1709
/4
Revised April 7, 2011
CLK
CLK#
CY2XP24
408-943-2600
[+] Feedback

Related parts for CY2XP24

CY2XP24 Summary of contents

Page 1

... Document #: 001-15705 Rev. *G Crystal to LVPECL Clock Generator Functional Description The CY2XP24 is a PLL (phase locked loop) based high performance clock generator optimized to generate 10 Gb Ethernet, Fibre Channel, and other high performance clock frequencies. It produces an output frequency that is either 6.25 times or 7.5 times the crystal frequency. It uses Cypress’s low ...

Page 2

... Power Supply Filtering Techniques ............................. 7 Document #: 001-15705 Rev. *G Termination for LVPECL Output .................................. 7 Crystal Input Interface ................................................. 7 Ordering Information ........................................................ 8 Ordering Code Definition ............................................. 8 Acronyms ........................................................................ 10 Document Conventions ................................................. 10 Units of Measure ....................................................... 10 Sales, Solutions, and Legal Information ...................... 12 Worldwide Sales and Design Support ....................... 12 Products .................................................................... 12 PSoC Solutions ......................................................... 12 CY2XP24 Page [+] Feedback ...

Page 3

... V or 2.5 V power supply. All supply current flows through pin 1 Ground Parallel resonant crystal interface Frequency select. When HIGH, the output frequency is 7.5 times of the crystal frequency. When LOW, the output frequency is 6.25 times of the crystal frequency Differential clock output CY2XP24 Description Page [+] Feedback ...

Page 4

... TERM V – 2  3 2 TERM V – 2  3 2 TERM V – 2 CY2XP24 Output Frequency (MHz) 187.5 156.25 Min Max Unit –0.5 4.4 V –0 0 C –65 150 C – 135 2000 – V V– ...

Page 5

... MHz, (12 kHz – 20 MHz), 3.3 V Measured at zero crossing point Time for CLK to reach valid frequency measured from the time (min Time for CLK to reach valid frequency from F_SEL pin change [7] Description CY2XP24 Min Typ Max Unit 500 – 1000 mV 1.2 – – – ...

Page 6

... Figure 5. Output Rise and Fall Time CLK# 80% 80% 20% CLK Figure 6. RMS Phase Jitter Phase noise Phase noise mark Offset Frequency f2 f1 Area Under the Masked Phase Noise Plot RMS Jitter = CY2XP24 SCOPE 50 50 SCOPE 50 50 )/2 OCM A B 20% Page [+] Feedback ...

Page 7

... Termination for LVPECL Output The CY2XP24 implements its LVPECL driver with a current steering design. For proper operation, it requires a 50 ohm dc termination on each of the two output signals. For 3.3 V operation, this data sheet specifies output levels for termination to V – ...

Page 8

... Document #: 001-15705 Rev. *G Package Type T = Tape and Reel Temperature Range Commercial Industrial Pb-free Package Type Part Identifier Family Company ID Cypress CY2XP24 Product Flow Commercial, 0  C Commercial, 0  C Industrial, -40  C Industrial, -40  C Page [+] Feedback ...

Page 9

... Package Drawing and Dimensions Figure 11. 8-Pin Thin Shrunk Small Outline Package (4.40 MM Body) Z8 Document #: 001-15705 Rev. *G CY2XP24 51-85093 *C Page [+] Feedback ...

Page 10

... Units of Measure Symbol Unit of Measure °C degrees Celsius kHz kilohertz k kilohms MHz megahertz M megaohms µA microamperes µs microseconds µV microvolts µVrms microvolts root-mean-square mA milliamperes mm millimeters ms milliseconds mV millivolts nA nanoamperes ns nanoseconds nV nanovolts  ohms Document #: 001-15705 Rev. *G CY2XP24 Page [+] Feedback ...

Page 11

... Document History Page Document Title: CY2XP24 Crystal to LVPECL Clock Generator Document Number: 001-15705 Submission Rev. ECN No. Date ** 1285703 See ECN WWZ/KVM/ *A 1451704 See ECN WWZ/AESA Added I-temp devices *B 2669117 03/05/2009 KVM/AESA Changed crystal frequency and output frequencies *C 2700242 04/30/2009 KVM/PYRS Typos: changed VCC to VDD, changed ps to MHz ...

Page 12

... Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document #: 001-15705 Rev. *G All products and company names mentioned in this document may be the trademarks of their respective holders. cypress.com/go/plc Revised April 7, 2011 CY2XP24 PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 ...

Related keywords