CY2SSTV857-32 Cypress Semiconductor, CY2SSTV857-32 Datasheet - Page 6

• Manufacturer Part Number: CY2SSTV857-32
• Description: Differential Clock Buffer/Driver DDR400/PC3200-Compliant
• Manufacturer: Cypress Semiconductor

www.DataSheet4U.com
Document #: 38-07557 Rev. *E
Absolute Maximum Conditions
Input Voltage Relative to V
Input Voltage Relative to V
Storage Temperature: ................................ –65°C to + 150°C
Operating Temperature: ................................ –40°C to +85°C
Maximum Power Supply: ................................................3.5V
DC Electrical Specifications
AC Electrical Specifications
V
V
V
V
V
I
I
I
V
V
V
V
I
I
I
I
Cin
f
t
t
D
t
t
Notes:
Parameter
10. PLL is capable of meeting the specified parameters while supporting SSC synthesizers with modulation frequency between 30 kHz and 50 kHz with a down
11. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle = t
12. Refers to transition of non-inverting output.
IN
OL
OH
OZ
DDQ
DD
DDS
CLK
DC
LOCK
tsl(o)
PZL
PLZ
2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
3. Unused inputs must be held HIGH or LOW to prevent them from floating.
4. Differential input signal voltage specifies the differential voltage VTR–VCPI required for switching, where VTR is the true input level and VCP is the complementary
5. Differential cross-point input voltage is expected to track V
6. For load conditions see Figure 6.
7. The value of VOC is expected to be (VTR + VCP)/2. In case of each clock directly terminated by a 120Ω resistor. See Figure 6.
8. All outputs switching load with 14 pF in 60Ω environment. See Figure 6.
9. Parameters are guaranteed by design and characterization. Not 100% tested in production.
Parameter
DDQ
IL
IH
ID
IX
OL
OH
OUT
OC
TYC
input level. See Figure 6.
spread or –0.5%.
where the cycle time(tC) decreases as the frequency goes up.
, t
, t
PZH
PHZ
Supply Voltage
Input Low Voltage
Input High Voltage
Differential Input Voltage
Differential Input Crossing
Voltage
Input Current [CLK, FBIN, PD#] V
Output Low Current
Output High Current
Output Low Voltage
Output High Voltage
Output Voltage Swing
Output Crossing Voltage
High-Impedance Output Current V
Dynamic Supply Current
PLL Supply Current
Standby Supply Current
Input Pin Capacitance
Operating Clock Frequency
Input Clock Duty Cycle
Maximum PLL Lock Time
Duty Cycle
Output Clocks Slew Rate
Output Enable Time
Output Disable Time
[5]
Description
[11]
SS
DDQ
:...............................V
or AV
Description
[12]
[6]
[12]
[3]
DD
[9, 10]
[7]
[4]
[8]
(all outputs)
(all outputs)
: ........... V
[2]
Operating
PD#
CLK, FBIN
CLK, FBIN
V
V
V
V
All V
V
PD# = 0 and CLK/CLK# = 0 MHz
IN
DDQ
DDQ
DDQ
DDQ
O
DDA
DDQ
DDQ
= GND or V
= 0V or V
SS
DDQ
= 2.375V, I
only
and is the voltage at which the differential signal must be crossing.
= 2.375V, V
= 2.375V, V
= 2.375V, I
– 0.3V
+ 0.3V
, F
Condition
O
IN
= 200 MHz
O
AV
60 MHz to 100 MHz
101 MHz to 170 MHz
20%–80% of VOD
= V
OL
OH
= V
OUT
OUT
DD
DDQ
This device contains circuitry to protect the inputs against
damage due to high static voltages or electric field; however,
precautions should be taken to avoid application of any
voltage higher than the maximum rated voltages to this circuit.
For proper operation, V
range:
V
Unused inputs must always be tied to an appropriate logic
voltage level (either V
= 12 mA
= –12 mA
DDQ
SS
, V
= 1.2V
= 1V
DDQ
< (V
Condition
in
= 2.6V ± 0.1V
or V
(V
(V
out
0.7 × V
DDQ
DDQ
) < V
2.375
Min.
0.36
–10
–10
1.7
1.1
26
28
/2) – 0.2 V
/2) – 0.2 V
–
–
2
–
–
–
SS
DDQ
DDQ
in
and V
or V
.
DDQ
Min.
60
40
49
48
out
–
–
1
–
Typ.
DDQ
DDQ
–32
235
CY2SSTV857-32
35
).
–
–
–
–
–
–
–
–
–
9
–
–
should be constrained to the
/2 (V
/2 (V
Typ.
50
–
–
–
–
3
3
0.3 × V
V
V
DDQ
DDQ
DDQ
DDQ
2.625
Max.
300
100
0.6
3.5
10
10
12
/2) + 0.2
/2) + 0.2
–
–
–
–
Max.
230
100
+ 0.6
– 0.4
60
51
52
25
2
8
DDQ
Page 6 of 9
WHC
MHz
V/ns
Unit
Unit
µs
ns
ns
mA
mA
mA
mA
%
%
%
µA
µA
µA
pF
/t
V
V
V
V
V
V
V
V
V
C
,