LM3S101 Luminary Micro, Inc., LM3S101 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
LM3S101
Manufacturer Part Number
LM3S101
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
1.LM3S101.pdf
(300 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LM3S101-EQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S101-EQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S101-IGZ20-C2
Manufacturer:
TI
Quantity:
20
Company:
Part Number:
LM3S101-IQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S101-IQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S101-IRN20C0X
Manufacturer:
LUMINARYM
Quantity:
20 000
Table of Contents
6.1.2
6.1.3
6.1.4
6.1.5
6.2
6.3
6.4
7.
7.1
7.2
7.2.1
7.2.2
7.3
7.3.1
7.3.2
7.4
7.5
8.
8.1
8.2
8.2.1
8.2.2
8.2.3
8.2.4
8.2.5
8.2.6
8.3
8.4
8.5
9.
9.1
9.2
9.2.1
9.2.2
9.2.3
9.3
9.3.1
9.3.2
9.3.3
9.3.4
9.3.5
9.3.6
9.4
9.5
10.
10.1
10.2
10.3
10.4
4
Reset Control ....................................................................................................................................... 45
Power Control ...................................................................................................................................... 48
Clock Control ....................................................................................................................................... 48
System Control .................................................................................................................................... 50
Initialization and Configuration............................................................................................................. 51
Register Map ....................................................................................................................................... 51
Register Descriptions........................................................................................................................... 52
Internal Memory .................................................................................................................. 83
Block Diagram ..................................................................................................................................... 83
Functional Description ......................................................................................................................... 83
SRAM Memory .................................................................................................................................... 83
Flash Memory ...................................................................................................................................... 84
Initialization and Configuration............................................................................................................. 85
Changing Flash Protection Bits ........................................................................................................... 85
Flash Programming ............................................................................................................................. 86
Register Map ....................................................................................................................................... 86
Register Descriptions........................................................................................................................... 87
General-Purpose Input/Outputs (GPIOs) .......................................................................... 97
Block Diagram ..................................................................................................................................... 98
Functional Description ......................................................................................................................... 98
Data Register Operation ...................................................................................................................... 99
Data Direction .................................................................................................................................... 100
Interrupt Operation............................................................................................................................. 100
Mode Control ..................................................................................................................................... 101
Pad Configuration .............................................................................................................................. 101
Identification....................................................................................................................................... 101
Initialization and Configuration........................................................................................................... 101
Register Map ..................................................................................................................................... 103
Register Descriptions......................................................................................................................... 104
General-Purpose Timers .................................................................................................. 135
Block Diagram ................................................................................................................................... 136
Functional Description ....................................................................................................................... 136
GPTM Reset Conditions .................................................................................................................... 136
32-Bit Timer Operating Modes........................................................................................................... 137
16-Bit Timer Operating Modes........................................................................................................... 138
Initialization and Configuration........................................................................................................... 142
32-Bit One-Shot/Periodic Timer Mode ............................................................................................... 142
32-Bit Real-Time Clock (RTC) Mode ................................................................................................. 143
16-Bit One-Shot/Periodic Timer Mode ............................................................................................... 143
16-Bit Input Edge Count Mode .......................................................................................................... 143
16-Bit Input Edge Timing Mode ......................................................................................................... 144
16-Bit PWM Mode.............................................................................................................................. 144
Register Map ..................................................................................................................................... 145
Register Descriptions......................................................................................................................... 146
Watchdog Timer ................................................................................................................ 167
Block Diagram ................................................................................................................................... 167
Functional Description ....................................................................................................................... 168
Initialization and Configuration........................................................................................................... 168
Register Map ..................................................................................................................................... 168
Preliminary
October 5, 2006