74AUP1G373 NXP Semiconductors, 74AUP1G373 Datasheet - Page 3

• Manufacturer Part Number: 74AUP1G373
• Description: Low-power D-type transparent latch 3-state
• Manufacturer: NXP Semiconductors

NXP Semiconductors
6. Pinning information
Table 3.
7. Functional description
Table 4.
[1]
74AUP1G373_3
Product data sheet
Symbol
LE
GND
D
Q
V
OE
Operating modes
Enable and read register (transparent
mode)
Latch and read register
Latch register and disable outputs
Fig 4. Pin configuration SOT363
CC
H = HIGH voltage level;
h = HIGH voltage level one setup time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
l = LOW voltage level one setup time prior to the HIGH-to-LOW LE transition;
X = Don’t care;
Z = high-impedance OFF-state.
GND
LE
D
(SC-88)
Pin description
Function table
1
2
3
74AUP1G373
6.1 Pinning
6.2 Pin description
001aae250
[1]
6
5
4
Pin
1
2
3
4
5
6
OE
V
Q
CC
Fig 5. Pin configuration SOT886
Input
OE
L
L
L
L
H
Rev. 03 — 9 January 2008
GND
(XSON6)
Description
latch enable input (active HIGH)
ground (0 V)
data input
latch output
supply voltage
output enable input (active LOW)
LE
D
Transparent top view
74AUP1G373
1
2
3
LE
H
H
L
L
X
001aae251
6
5
4
OE
V
Q
CC
Low-power D-type transparent latch; 3-state
D
L
H
l
h
X
Fig 6. Pin configuration SOT891
Internal latch
L
H
L
H
X
GND
(XSON6)
74AUP1G373
LE
D
Transparent top view
74AUP1G373
www.DataSheet4U.com
1
2
3
© NXP B.V. 2008. All rights reserved.
001aae252
6
5
4
Output
Q
L
H
L
Z
H
OE
V
Q
CC
3 of 22