IDT70T3589 Integrated Device Technology, IDT70T3589 Datasheet - Page 15

no-image

IDT70T3589

Manufacturer Part Number
IDT70T3589
Description
64k X 36 Sync, 3.3v/2.5v Dual-port Ram, Interleaved I/o S
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70T3589S133BC
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T3589S133BC8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T3589S133BCI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T3589S133BCI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T3589S133BFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Timing Waveform of Left Port Write to Pipelined Right Port Read
NOTES:
1. CE
2. OE = V
3. If t
4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"
Timing Waveform with Port-to-Port Flow-Through Read
NOTES:
1. CE
2. OE = V
3. If t
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".
IDT70T3519/99/89S
High-Speed 2.5V 256/128/64K x 36 Dual-Port Synchronous Static RAM
ADDRESS
ADDRESS
t
will be t
t
be t
CO
CO
ADDRESS
ADDRESS
DATA
DATA
DATA
CO
CO
0
0
, BE
+ 2 t
, BEn, and ADS = V
+ t
CO
DATA
CLK
R/W
CLK
R/W
< minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be
< minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be
OUT"B"
CYC
+ t
IL
CLK
R/W
CLK
R/W
IL
CO
n
IN"A"
OUT "B"
CYC2
, and ADS = V
for Port "B", which is being read from. OE = V
for the Right Port, which is being read from. OE = V
CD1
"A"
"A"
"A"
"B"
"B"
"B"
IN "A"
+ t
+ t
"A"
"A"
"A"
"B"
"B"
"B"
).
CYC2
CD1
+ t
CD2
). If t
+ t
). If t
CD2
CO
IL
IL
CO
).
> minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will
; CE
; CE
t
MATCH
t
t
VALID
SW
SD
SA
> minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port
1
t
MATCH
t
MATCH
1
SW
t
t
t
VALID
SA
, CNTEN, and REPEAT = V
, CNTEN, and REPEAT = V
SA
SD
SW
t
t
t
HW
HA
HD
t
MATCH
t
SA
t
t
SW
HW
HA
t
t
t
HA
HD
HW
t
DC
t
t
CO
t
HW
HA
(3)
t
CO
(3)
t
IH
CD1
IH
for Port "A", which is being written to.
IH
.
.
IH
for the Left Port, which is being written to.
MATCH
NO
6.42
15
t
CD2
VALID
MATCH
NO
MATCH
NO
Industrial and Commercial Temperature Ranges
VALID
MATCH
t
DC
NO
t
CD1
(1,2,4)
t
DC
VALID
APRIL 10, 2006
5666 drw 09
5666 drw 10
(1,2,4)

Related parts for IDT70T3589