SC28L92 Philips Semiconductors, SC28L92 Datasheet - Page 12

no-image

SC28L92

Manufacturer Part Number
SC28L92
Description
3.3V-5.0V Dual Universal Asynchronous Receiver/Transmitter DUART
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC28L92A113
Manufacturer:
NXP
Quantity:
250
Part Number:
SC28L92A1A
Manufacturer:
NXP
Quantity:
677
Part Number:
SC28L92A1A,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1A,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1A,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1A529
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
SC28L92A1B
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SC28L92A1B,528
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1B,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
AC CHARACTERISTICS (5 VOLT)
V
2000 Jan 21
Reset Timing (See Figure 4)
Bus Timing
Port Timing
Interrupt Timing (See Figure 10)
Clock Timing (See Figure 11)
Transmitter Timing, external clock (See Figure 12)
CC
SYMBOL
3.3V–5.0V Dual Universal Asynchronous
Receiver/Transmitter (DUART)
t
f
f
t
t
= 5.0V
t
f
t
t
*RWD
t
t
t
t
t
t
t
t
t
t
t
t
*CLK
*CLK
*CTC
*CTC
t
f
t
f
*TXD
*TCS
RES
*RW
t
t
*AS
*AH
*CS
*CH
*DD
*DA
*DF
*DS
*DH
*PS
*PH
*PD
*RX
*RX
*TX
*TX
*DI
*IR
5
5
10%, T
(See Figure 5)
(See Figure 9)
Reset pulse width
A0–A3 setup time to RDN, WRN Low
A0–A3 hold time from RDN, WRN low
CEN setup time to RDN, WRN low
CEN Hold time from RDN. WRN low
WRN, RDN pulse width (Low time)
Data valid after RDN low (125pF load. See Figure 3 for smaller loads.)
RDN low to data bus active
Data bus floating after RDN or CEN high
RDN or CEN high to data bus invalid
Data bus setup time before WRN or CEN high (write cycle)
Data hold time after WRN high
High time between read and/or write cycles
Port in setup time before RDN low (Read IP ports cycle)
Port in hold time after RDN high
OP port valid after WRN or CEN high (OPR write cycle)
INTRN (or OP3–OP7 when used as interrupts) negated from:
X1/CLK high or low time
X1/CLK frequency
C/T Clk (IP2) high or low time (C/T external clock input)
C/T Clk (IP2) frequency
RxC high or low time (16X)
RxC Frequency (16X)
RxC Frequency (1x)
TxC High or low time (16X)
TxC frequency (16X)
TxC frequency (1X)
TxD output delay from TxC low (TxC input pin)
Output delay from TxC output pin low to TxD data output
Read RxFIFO (RxRDY/FFULL interrupt)
Write TxFIFO (TxRDY interrupt)
Reset Command (delta break change interrupt)
Stop C/T command (Counter/timer interrupt
Read IPCR (delta input port change interrupt)
Write IMR (Clear of change interrupt mask bit(s))
amb
= –40 C to +85 C, unless otherwise specified.
8
8, 9
8, 9
8
6
1, 2, 3
PARAMETER
7
5, 7
12
Min
100
0.1
10
20
15
25
15
30
30
30
30
0
0
0
0
0
0
0
0
0
0
0
LIMITS
3.686
Typ
–12
–20
–20
18
12
40
17
10
40
40
40
40
40
40
40
20
10
10
10
40
6
8
6
4
Max
Product specification
55
20
60
60
60
60
60
60
60
16
16
60
30
8
8
1
1
SC28L92
UNIT
MHz
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for SC28L92