25C040 MicrochipTechnology, 25C040 Datasheet - Page 9

no-image

25C040

Manufacturer Part Number
25C040
Description
4KSPIBusSerialEEPROM
Manufacturer
MicrochipTechnology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
25C040-I/P
Manufacturer:
MCP
Quantity:
134
Part Number:
25C040-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
25C040-I/SN
Manufacturer:
MCP
Quantity:
7 217
Part Number:
25C040-I/SN
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
25C040-I/SN
Manufacturer:
MICROCHI
Quantity:
20 000
Part Number:
25C040/P
Manufacturer:
MCP
Quantity:
642
Part Number:
25C040T-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
3.5
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a write cycle. The status register is format-
regardless of the state of write protection on the status
register. This bit is read only.
FIGURE 3-6:
FIGURE 3-7:
ted as follows:
The Write-In-Process (WIP) bit indicates whether the
25xx040 is busy with a write operation. When set to a
‘1’ a write is in progress, when set to a ‘0’ no write is in
progress. This bit is read only.
The Write Enable Latch (WEL) bit indicates the status
of the write enable latch. When set to a ‘1’ the latch
allows writes to the array, when set to a ‘0’ the latch
prohibits writes to the array. The state of this bit can
always be updated via the WREN or WRDI commands
The Block Protection (BP0 and BP1) bits indicate
which blocks are currently write protected. These bits
are set by the user issuing the WRSR instruction.
These bits are non-volatile.
See Figure 3-6 for RDSR timing sequence
1997 Microchip Technology Inc.
X
7
X
6
Read Status Register (RDSR)
X
5
SCK
CS
SO
SCK
4
X
CS
SO
SI
READ STATUS REGISTER SEQUENCE
WRITE STATUS REGISTER SEQUENCE
SI
BP1
3
0
0
0
0
BP0
0
1
0
2
1
high impedance
0
instruction
2
0
2
instruction
WEL
0
1
3
0
3
0
4
0
4
WIP
1
0
5
0
25AA040/25LC040/25C040
5
Preliminary
high impedance
0
6
0
6
1
7
1
7
7
8
7
8
3.6
The WRSR instruction allows the user to select one of
four levels of protection for the array by writing to the
appropriate bits in the status register. The array is
divided up into four segments. The user has the ability
to write protect none, one, two, or all four of the seg-
ments of the array. The partitioning is controlled as
illustrated in Table 3-2.
See Figure 3-7 for WRSR timing sequence
TABLE 3-2:
6
9
data from status register
6
9
BP1
data to status register
0
0
1
1
10
5
10
5
Write Status Register(WRSR)
11
4
11
4
12
3
12
3
ARRAY PROTECTION
BP0
0
1
0
1
13
2
13
2
14
1
14
1
15
0
15
0
Array Addresses
Write Protected
(0180h - 01FFh)
(0100h - 01FFh)
(0000h - 01FFh)
upper 1/4
upper 1/2
DS21204A-page 9
none
all

Related parts for 25C040