MT9V403 Micron, MT9V403 Datasheet - Page 15

no-image

MT9V403

Manufacturer Part Number
MT9V403
Description
1/2-INCH VGA (WITH FREEZE-FRAME) CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
Manufacturer
Micron
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9V403
Manufacturer:
BROADCOM
Quantity:
379
Part Number:
MT9V403C12STC
Manufacturer:
INTERSIL
Quantity:
15 600
Part Number:
MT9V403C12STM
Manufacturer:
PIXELWORK
Quantity:
500
Part Number:
MT9V403C12STM
Manufacturer:
ST
0
Registers
Table 4:
09005aef80c07280
MT9V403_DS.fm - Rev. B 1/04 EN
READ/
WRITE
CONTROL
Read only
W/R
W/R
W/R
W/R
W/R
W/R
W/R
W/R
W/R
W/R
W/R
W/R
W/R
Write only
W/R
REGISTER
Complete Register Description
NAME
Reg10
Reg12
Reg13
Reg14
Reg15
Reg16
Reg0
Reg1
Reg2
Reg3
Reg4
Reg5
Reg6
Reg7
Reg8
Reg9
Chip Version.
Row start address.
Column start address.
Stop row address.
Stop column address.
Number of blank columns (horizontal blanking).
Number of blank rows (vertical blanking).
Control mode.
Bit 0 = 1 simultaneous mode.
Bit 0 = 0 sequential mode.
Bit 1 = 1 snapshot mode.
Bit 2 = 1 master mode.
Bits 3–7 not used; set to 0.
Possible combinations are”00000101,” “00000100,”
“00000010,” “00000000”.
The last combination means slave mode.
Number of frame times in integration time.
Number of rows times in integration time.
Maximum = 502. Minimum = 2.
Interlaced mode control.
Bit 0 = 1 interlaced mode 1. Readout of both fields even
and odd.
Bit 1 = 1 interlaced mode 1 = 2.
Readout of only one field – even or odd. Depends on
start row.
Bits 2–7 not used; set to 0
Calibration control.
Bit 0 = 1 calibration at the beginning of every frame.
Dark offset enable and pixel memory reset pulse
duration control.
Bit 0 = 1 long reset pulse.
Bit 1 = 1 dark offset of ADC input signal using VOFF is
enabled.
Bits 2–7 not used; set to 0.
Clear signal control.
Bit 0 = 1 reset row and column counters in digital block.
Sensor is in idle mode. The two-wire serial interface
works and it is still possible to WRITE/READ in registers.
Changes of registers content follows without delay.
Normally, change of register content occurs only at the
beginning of next frame in cases where the two-wire
serial interface data is not busy.
ADC calibration data input register.
VLN_AMP bias control.
Bit 7 = 1 disable internal bias.
Bit 0 = 1 high bias.
Bit 1 = 1 low bias.
Bits 3–6, 8–15 not used, set to 0.
1/2-INCH VGA (WITH FREEZE-FRAME) CMOS
FUNCTION
ACTIVE-PIXEL DIGITAL IMAGE SENSOR
15
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DEFAULT CONTENTS
0000001100000001
*******000000001
******0000001001
*******111100000
******1010001000
********10101001
********00100011
********00000101
********00000000
*******111110110
********00000000
********00000000
********00000000
********00000000
*********0000000
0000000000000000
©2004 Micron Technology. Inc.
REGISTER
ADDRESS
00000000
00000001
00000010
00000011
00000100
00000101
00000110
00000111
00001000
00001001
00001010
00001100
00001101
00001110
00001111
00010000

Related parts for MT9V403