MT9074 Mitel Networks Corporation, MT9074 Datasheet - Page 56

no-image

MT9074

Manufacturer Part Number
MT9074
Description
T1/E1/J1 Single Chip Transceiver
Manufacturer
Mitel Networks Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9074AL
Manufacturer:
ZARLINK
Quantity:
1 238
Part Number:
MT9074AL1
Manufacturer:
ZARLINK
Quantity:
22
Part Number:
MT9074AP
Manufacturer:
MITEL
Quantity:
14
Part Number:
MT9074AP
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT9074AP1
Manufacturer:
ZARLINK
Quantity:
227
Part Number:
MT9074APR1
Manufacturer:
ZARLINK
Quantity:
227
MT9074
56
4-0
Bit
Table 48 - Most Significant Phase Status Word
4-0
Bit
7
6
5
7
6
5
Name
RxFRM Receive Frame Delay. The most
1SEC One Second Timer Status. This bit
2SEC Two Second Timer Status. This bit
5SEC Five Second Timer Status. This bit
RSLPD Receive Slip Direction. If one,
RSLIP Receive Slip. A change of state (i.e.,
Name
- - -
- - -
Table 47 - Timer Status Word
(Page 3, Address 12H) (T1)
(Page 3, Address 13H) (T1)
changes state once every 0.5 seconds.
changes state once every second and
is synchronous with the 1SEC timer.
changes state once every 2.5 seconds
and is synchronous with the 1SEC
timer.
Unused.
1-to-0 or 0-to-1) indicates that a
receive controlled frame slip has
occurred.
indicates that the last received frame
slip resulted in a repeated frame, i.e.,
the system clock (C4b) is faster than
network clock (E2o). If zero, indicates
that the last received frame slip
resulted in a lost frame, i.e., system
clock slower than network clock.
Updated on an RSLIP occurrence
basis.
significant bit of the Receive Slip
Buffer Phase Status Word. If zero, the
delay through the receive elastic
buffer is greater than one frame in
length; if one, the delay through the
receive elastic buffer is less than one
frame in length.
Unused
Functional Description
Functional Description
7 - 0 RxBOM7 - 0 Received
7 - 3 RxTS4 - 0 Receive Time Slot. A five bit
2 - 0 RxBC2 - 0 Receive Bit Count. A three bit
Table 49 - Least Significant Phase Status Word
Bit
Bit
Table 50 - Receive Bit Oriented Message
Name
Name
(Page 3, Address 14H) (T1)
(Page 3, Address 15H) (T1)
counter that indicates the number
of time slots between the receive
elastic buffer internal write frame
boundary and the ST-BUS read
frame boundary. The count is
updated every 250 uS.
counter that indicates the number
of STBUS bit times there are
between the receive elastic buffer
internal write frame boundary and
the ST-BUS read frame boundary.
The count is updated every 250
uS.
Message. This register contains
the eight least significant bits of
the ESF bit oriented message
codeword. The contents of this
register is updated when a new
bit
codeword has been detected in
8 out of the last ten codeword
positions.
Functional Description
Advance Information
Functional Description
-
oriented
Bit
Oriented
message

Related parts for MT9074