EPCS64 Altera Corporation, EPCS64 Datasheet - Page 10

no-image

EPCS64

Manufacturer Part Number
EPCS64
Description
(EPCS1 - EPCS64) Serial Configuration Devices
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPCS64ASI16N
Manufacturer:
ALTERA
0
Part Number:
EPCS64N
Quantity:
1 885
Part Number:
EPCS64N
Manufacturer:
ALTERA
0
Part Number:
EPCS64N
Manufacturer:
ST
0
Part Number:
EPCS64N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EPCS64N.
Manufacturer:
ST
0
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
1 290
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
4
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA42
Quantity:
696
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EPCS64SI16N
0
Company:
Part Number:
EPCS64SI16N
Quantity:
18
Serial Configuration Device Memory Access
4–10
Configuration Handbook, Volume 2
Operation Codes
This section describes the operations that can be used to access the
memory in serial configuration devices. The DATA, DCLK, ASDI, and nCS
signals access to the memory in serial configuration devices. All serial
configuration device operation codes, addresses and data are shifted in
and out of the device serially, with the most significant bit (MSB) first.
The device samples the active serial data input on the first rising edge of
the DCLK after the active low chip select (nCS) input signal is driven low.
Shift the operation code (MSB first) serially into the serial configuration
device through the active serial data input pin. Each operation code bit is
latched into the serial configuration device on the rising edge of the DCLK.
Different operations require a different sequence of inputs. While
executing an operation, you must shift in the desired operation code,
followed by the address bytes, data bytes, both, or neither. The device
must drive nCS high after the last bit of the operation sequence is shifted
in.
supported by the serial configuration devices.
For the read byte, read status, and read silicon ID operations, the shifted-
in operation sequence is followed by data shifted out on the DATA pin.
You can drive the nCS pin high after any bit of the data-out sequence is
shifted out.
For the write byte, erase bulk, erase sector, write enable, write disable,
and write status operations, drive the nCS pin high exactly at a byte
boundary (drive the nCS pin high a multiple of eight clock pulses after the
nCS pin was driven low). Otherwise, the operation is rejected and will not
be executed.
Table 4–7. Address Range for Sectors in EPCS1 Devices
Table 4–8
Sector
Core Version a.b.c variable
3
2
1
0
shows the operation sequence for every operation
Address Range (Byte Addresses in HEX)
H'18000
H'10000
H'08000
H'00000
Start
Altera Corporation
H'1FFFF
H'17FFF
H'0FFFF
H'07FFF
End
July 2004

Related parts for EPCS64