IDT2305-1HDCGGI Integrated Device Technology, Inc., IDT2305-1HDCGGI Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__sml.jpg)
IDT2305-1HDCGGI
Manufacturer Part Number
IDT2305-1HDCGGI
Description
General PLL: 3.3V Zero Delay Clock Buffer
Manufacturer
Integrated Device Technology, Inc.
Datasheet
1.IDT2305-1HDCGGI.pdf
(10 pages)
NOTES:
1. REF Input has a threshold voltage of V
2. All parameters specified with loaded outputs.
IDT2305
3.3V ZERO DELAY CLOCK BUFFER
Symbol
Symbol
t
t
LOCK
LOCK
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
1
3
4
5
6
7
J
1
3
4
5
6
7
8
J
Output Frequency
Duty Cycle = t
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Cycle-to-Cycle Jitter, pk - pk
PLL Lock Time
Output Frequency
Duty Cycle = t
Duty Cycle = t
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Output Slew Rate
Cycle-to-Cycle Jitter, pk - pk
PLL Lock Time
2
2
2
t
t
t
1
1
1
Parameter
Parameter
DD
/2.
10pF Load
30pF Load
Measured at 1.4V, F
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
10pF Load
30pF Load
Measured at 1.4V, F
Measured at 1.4V, F
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
Measured between 0.8V and 2V using Test Circuit #2
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
Measured at V
Measured at V
DD
DD
DD
DD
5
/2
/2 on the CLKOUT pins of devices
/2
/2 on the CLKOUT pins of devices
OUT
OUT
OUT
Conditions
Conditions
= 66.66MHz
= 66.66MHz
<50MHz
COMMERCIALAND INDUSTRIAL TEMPERATURE RANGES
Min.
Min.
10
10
40
—
—
—
—
—
—
—
10
10
40
45
—
—
—
—
—
—
—
1
Typ.
Typ.
50
—
—
—
—
—
—
—
0
0
—
—
50
50
—
—
—
—
—
—
0
0
Max.
Max.
133
100
250
700
200
133
100
250
700
200
2.5
2.5
1.5
1.5
60
60
55
350
350
—
1
1
MHz
MHz
Unit
Unit
V/ns
ms
ms
ns
ps
ps
ps
ps
ns
ps
ps
ps
ps
ns
ns
%
%
%