MT8931C Zarlink Semiconductor, MT8931C Datasheet
MT8931C
Available stocks
Related parts for MT8931C
MT8931C Summary of contents
Page 1
... ISDN S and T reference points. Providing point-to- point and point-to-multipoint digital transmission, the SNIC may be used at either end of the subscriber line (NT or TE). An HDLC D-channel protocoller is included and controlled through a Motorola/Intel microprocessor port. The MT8931C is fabricated in Zarlink’s CMOS process. D-channel Priority Mechanism PLL HDLC Transceiver ...
Page 2
HALF 2 27 C4b 26 F0b 3 25 F0od DSTi 23 DSTo 6 22 XTAL2/ XTAL1/ R/W/ DS/RD 10 AS/ALE IRQ/NDA 16 13 VSS ...
Page 3
Data Sheet Pin Description (continued) Pin # Name DIP PLCC 9 16 R/W WR Read/Write or Write Input: defines the data bus transfer as a read (R/W= write / (R/W=0) in Motorola bus mode. Redefined ...
Page 4
... Both, one and two byte address recognition is supported by the SNIC. A transparent mode allows data to be passed directly to the D channel without being packetized. A block diagram of the MT8931C is shown in Figure 1. The SNIC has three interface ports: a 4-wire Implementing both CCITT compatible S/T interface voice/data interface), a 2048 kbit/s ST-BUS serial port, and a general purpose parallel microprocessor port ...
Page 5
Data Sheet Figure 4 - ST-BUS Channel Assignment The B1 and B2 channels each have a bandwidth of 64 kbit/s and are used to carry PCM voice or data across the network. The D-channel is primarily intended to carry signalling ...
Page 6
... MT8931C 6 Data Sheet ...
Page 7
Data Sheet Framing The valid frame structure transmitted by the NT and TE contains the following (refer Fig. 6 TE: - Framing bit ( and B2 channels (B1,B2 balancing bits (L) - D-channel bits ...
Page 8
The C-channel bit mapping from the parallel port to the ST-BUS is organized such that the most significant bit is transmitted or received first. State Activation The state activation controller deactivates the SNIC in response to line activity or external ...
Page 9
Data Sheet with zeros in the B and D-channel and activation bit (A-bit) set to zero soon as the TE synchronizes to Info2, it responds with a valid S-Bus frame with data in the B1, B2 and D-channel ...
Page 10
... This terminal will not return to the high internal priority until 9 consecutive ones have been monitored on the D-echo channel). Line Wiring Configuration The MT8931C can interface to any of the three wiring configurations which are specified by the CCITT Recommendation I.430 and ANSI T1.605 (refer to Figures 8 to 10). These consist of a point-to-point or one of the two point-to- multipoint configurations (i ...
Page 11
... TE Figure 13 - Daisy Chaining the SNIC V DD MT8931C MT8931C NT NT STAR STAR F0b F0b DSTi DSTi DSTo MT8931C MT8931C NT NT STAR STAR F0b F0b DSTi DSTi Figure Star Configuration Figure 4 shows how the frame pulse In the TE mode, an on-board analog generates ...
Page 12
The SNIC uses the first four channels on the ST-BUS (as shown in Figure 4). distribution of the serial stream, provides a delayed frame pulse (F0od) to eliminate ...
Page 13
Data Sheet The parallel port on the SNIC allows complete control of the HDLC transceiver and access to all data, control and status registers. registers allows the microprocessor to monitor incoming data on the S or ST-BUS without interrupting the ...
Page 14
... MT8931C ii) Data The data field refers to the Address, Control and Information fields defined recommendations. A valid frame should have a data field of at least 16 bits. The first and second byte in the data field is the address of the frame. iii) Frame Check Sequence (FCS) The 16 bits following the data field are the frame check sequence bits ...
Page 15
Data Sheet the flag presently being transmitted is used as the opening flag for the packet stored in the transmit FIFO the HDLC transmitter data mode, the protocol functions are disabled and the data in the transmit FIFO ...
Page 16
... MT8931C 19 byte Receive FIFO. However, the FCS and other control characters, i.e., flag and abort , are never stored in the Receive FIFO. If the address detection is enabled, the address field following the flag is compared to the bytes in the Receive Address Registers. If one byte address recognition is ...
Page 17
Data Sheet BIT NAME ‘1’ will allow access to Control Register 1 and Master Status Register. A ‘0’ will prevent it. (1) B6-B3 NA Keep at ’0’ for normal operation. B2 IRQ/NDA The state of this pin ...
Page 18
BIT NAME (3) B7 CH3i If ’1’, then the ST-BUS channel 3 input port is enabled (B2-channel). If ’0’, then the channel is disabled, and will read FF (3) B6 CH2i If ’1’, then the ST-BUS channel 2 input port ...
Page 19
Data Sheet BIT NAME B7-B5 NA Keep at ’0’ for normal operation. B4 Trans A ’1’ will place the HDLC in a transparent mode. This will perform the serial to parallel or parallel to serial conversion without inserting or deleting ...
Page 20
BIT NAME B7 EnDcoll A ’1’ will enable the D-channel collision interrupt. A ’0’ will disable it. This bit is available only in TE mode. B6 EnEOPD A ’1’ will enable the received End of Packet interrupt. A ’0’ will ...
Page 21
Data Sheet BIT NAME B7-B2 R1A7-R1A2 A six bit mask used to interrogate the first byte of the received address (where B7 is MSB). If address recognition is enabled, any packet failing the address comparison will not be stored in ...
Page 22
BIT NAME B7-B6 Loop The status of these two bits determine which type of loopback performed: B5 FSync If ’1’, the device will maintain frame synchronization even after losing the frame sync sequence (i.e., if the device ...
Page 23
Data Sheet BIT NAME B7 AR Setting this bit will initiate the activation of the S-Bus. If ’0’, the device will remain in the present state Setting this bit will initiate the deactivation of the S-Bus. If ’0’, ...
Page 24
BIT NAME B7 Sync/BA This bit is set if the device has achieved frame synchronization while the activation request is asserted ( and AR = 1). If there is a deactivation request or that AR is low (DR ...
Page 25
... Data Sheet Applications The MT8931C is useful in a wide variety of ISDN applications. Being used at both the Network Termination (NT) and Terminal Equipment (TE) ends of the line, the SNIC finds application on digital subscriber line cards and in full featured digital telephone sets. The SNIC can be combined with the MT8971B/72B to implement an NT1 function(with biphase line code on the U interface) as shown in Figure 16 ...
Page 26
... Termination Network MH89101 U Reference Point Figure 17 - NT1 using the MT8910-1 (DSLIC) and MT8931C (SNIC) MT8931C ‡ R LTx V Bias ‡ R LRx 1:2 2kΩ Data Port IRQ + Converter +5V 10k ‡ 100Ω terminating resistor 26 L C4b C4b out+ F0b F0b ...
Page 27
... TE applications, this filter can also be used for NT applications allowing common hardware for TE and NT applications. K1 isolates the MT8931C from the line for multidrop applications in cases where the device is powered down 4-winding 5mH common mode choke to suppress EMI on the 4-wire line. ...
Page 28
... Telephone: (49) 6181 380 Canada Votron Electronic Ltd. 250 Rayette Road Concord, Ontario L4K 2G6 Telephone: (905) 669-9870 USA Vacuumschmelze Corporation 4027 Will Rogers Parkway Oklahoma City, OK 73108 Telephone: (405) 943-9651 MT8931C D5 LTx Bias R1 LRx Figure 20 - ETS 300-012 NT & TE Line Interface for Filtran TPW-3852-4 28 Proprietary NT& ...
Page 29
... C1 MT8931C D5 LTx Bias R1 LRx Figure 21 - ETS 300-012 NT & TE Line Interface for VAC X027 or X028 MT8931C D5 LTx Bias R1 LRx Figure 22 - ETS 300-012 NT & TE Line Interface for VAC X029 or X030 ...
Page 30
... MT8931C R1 LTx Bias R2 LRx V SS Figure 23 - Proprietary NT & TE Line Interface Data Sheet Tx+ Tx- Rx- Rx+ Parts List: C1 0.1µF Ceramic C2 = 10µF Tantalum D1-4 = IN914 R1 = see circuit description R3 100Ω ...
Page 31
Data Sheet Absolute Maximum Ratings Parameters 1 Supply Voltage 2 Voltage on any I/O pin 3 Current on any I/O pin 4 Storage Temperature 5 Package Power Dissipation * Exceeding these values may cause permanent damage. Functional operation under these ...
Page 32
AC Electrical Characteristics Characteristics 1 F0b input pulse width 2 Frame pulse (F0b) set-up time 3 Frame pulse (F0b) hold time 4 C4b input clock period 5 C4b pulse width High or Low 6 C4b transition time 7 F0od delay ...
Page 33
Data Sheet AC Electrical Characteristics Characteristics 1 F0b output pulse width 2 C4b to (F0b) delay 3 C4b to (F0b) hold time 4 C4b output clock period 5 C4b pulse width High or Low 6 C4b transition time 7 F0od ...
Page 34
AC Electrical Characteristics Characteristics 1 Chip select setup time 2 Chip select hold time 3 Address Latch pulse width 4 Address setup time 5 Address hold time 6 Data setup time - Write 7 Data hold time - Write 8 ...
Page 35
Data Sheet AC Electrical Characteristics Characteristics 1 Chip select setup time 2 Chip select hold time 3 Address strobe pulse width 4 Data strobe setup time 5 Data strobe hold 6 Data strobe pulse width 7 Read/Write setup time 8 ...
Page 36
AC Electrical Characteristics Characteristics 1 Interrupt release delay 2 Reset pulse width † Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage. ‡ Typical figures are and are for design aid ...
Page 37
...
Page 38
...
Page 39
... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...