XR16L580 Exar Corporation, XR16L580 Datasheet - Page 3

no-image

XR16L580

Manufacturer Part Number
XR16L580
Description
Smallest 2.25 to 5.5V Uart With 16-Byte Fifo And Power-save
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR16L580IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Part Number:
XR16L580IL-FN
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XR16L580IL24-F
Manufacturer:
EXAR
Quantity:
1 975
Part Number:
XR16L580IL24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16L580ILTR-F
Quantity:
5 000
Part Number:
XR16L580IM-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XR16L580IM-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XR16L580IMTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
áç
áç
áç
áç
REV. 1.2.0
PIN DESCRIPTIONS
Pin Descriptions
DATA BUS INTERFACE
MODEM OR SERIAL I/O INTERFACE
(R/W#)
(IRQ#)
N
IOW#
IOR#
(NC)
CS#
INT
D7
D6
D5
D4
D3
D2
D1
D0
TX
RX
A2
A1
A0
AME
32-QFN
P
17
18
19
32
31
30
29
14
12
20
IN
5
4
3
1
8
7
6
#
48-TQFP
PIN#
26
27
28
47
46
45
44
43
19
16
11
30
4
3
2
8
7
T
(OD)
I/O
YPE
SMALLEST 2.25V TO 5.5V UART WITH 16-BYTE FIFO AND POWERSAVE
O
O
I
I
I
I
I
Address data lines [2:0]. These 3 address lines select one of the internal regis-
ters in UART channel A/B during a data bus transaction.
Data bus lines [7:0] (bidirectional).
When 16/68# pin is at logic 1, the Intel bus interface is selected and this input
becomes read strobe (active low). The falling edge instigates an internal read
cycle and retrieves the data byte from an internal register pointed by the address
lines [A2:A0], puts the data byte on the data bus to allow the host processor to
read it on the rising edge.
When 16/68# pin is at logic 0, the Motorola bus interface is selected and this
input is not used.
When 16/68# pin is at logic 1, it selects Intel bus interface and this input
becomes write strobe (active low). The falling edge instigates the internal write
cycle and the rising edge transfers the data byte on the data bus to an internal
register pointed by the address lines.
When 16/68# pin is at logic 0, the Motorola bus interface is selected and this
input becomes read (logic 1) and write (logic 0) signal.
This input is chip select (active low) to enable the device.
When 16/68# pin is at logic 1 for Intel bus interface, this output become the active
high device interrupt output. The output state is defined by the user through the
software setting of MCR[3]. INT is set to the active mode when MCR[3] is set to a
logic 1. INT is set to the three state mode when MCR[3] is set to a logic 0. See
MCR[3].
When 16/68# pin is at logic 0 for Motorola bus interface, this output becomes the
active low device interrupt output (open drain). An external pull-up resistor is
required for proper operation.
UART Transmit Data or infrared encoder data. Standard transmit and receive
interface is enabled when MCR[6] = 0. In this mode, the TX signal will be a logic
1 during reset or idle (no data). Infrared IrDA transmit and receive interface is
enabled when MCR[6] = 1. In the Infrared mode, the inactive state (no data) for
the Infrared encoder/decoder interface is a logic 0. If it is not used, leave it
unconnected.
UART Receive Data or infrared receive data. Normal receive data input must idle
at logic 1 condition. The infrared receiver idles at logic 0.
3
D
ESCRIPTION
XR16L580

Related parts for XR16L580