XR16L580 Exar Corporation, XR16L580 Datasheet - Page 28

no-image

XR16L580

Manufacturer Part Number
XR16L580
Description
Smallest 2.25 to 5.5V Uart With 16-Byte Fifo And Power-save
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR16L580IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Part Number:
XR16L580IL-FN
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XR16L580IL24-F
Manufacturer:
EXAR
Quantity:
1 975
Part Number:
XR16L580IL24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16L580ILTR-F
Quantity:
5 000
Part Number:
XR16L580IM-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XR16L580IM-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XR16L580IMTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16L580
SMALLEST 2.25V TO 5.5V UART WITH 16-BYTE FIFO AND POWERSAVE
LCR[6]: Transmit Break Enable
When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a
“space’, logic 0, state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL/DLM) enable.
The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.
MCR[0]: DTR# Output
The DTR# pin is a modem control output. If the modem interface is not used, this output may be used as a
general purpose output.
MCR[1]: RTS# Output
The RTS# pin is a modem control output and may be used for automatic hardware flow control by enabled by
EFR bit-6. If the modem interface is not used, this output may be used as a general purpose output.
MCR[2]: Invert Infrared RX Data or OP1# (legacy term)
If IrDA mode is enabled by setting MCR[6]=1 and if EFR[4] = 1, this bit acts as ’Invert Infrared RX data’
command. If EFR[4] = 0 or in internal loopback mode, this bit functions like the OP1# in the 16C550.
In the Internal Loopback Mode, this bit controls the state of the modem input RI# bit in the MSR register as
shown in Figure 13.
4.8
Logic 0 = No TX break condition (default).
Logic 1 = Forces the transmitter output (TX) to a “space”, logic 0, for alerting the remote receiver of a line break
condition.
Logic 0 = Data registers are selected (default).
Logic 1 = Divisor latch registers are selected.
Logic 0 = Force DTR# output to a logic 1 (default).
Logic 1 = Force DTR# output to a logic 0.
Logic 0 = Force RTS# output to a logic 1 (default).
Logic 1 = Force RTS# output to a logic 0.
Logic 0 = Select RX input as active-low encoded IrDA data (if IrDA Mode is enabled by setting MCR[6] = 1 and
EFR[4] = 1) (default).
Logic 1 = Select RX input as active-high encoded IrDA data (if MCR[6] = 1 and EFR[4] = 1). In this mode, this bit is
write-only.
Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write
LCR B
X
0
0
1
1
IT
-5 LCR B
T
ABLE
X
0
1
0
1
IT
-4 LCR B
9: P
ARITY SELECTION
28
0
1
1
1
1
IT
-3
Force parity to mark,
P
Forced parity to
ARITY SELECTION
Even parity
Odd parity
space, “0”
No parity
“1”
áç
áç
áç
áç
REV. 1.2.0

Related parts for XR16L580