S2053 AMCC (Applied Micro Circuits Corp), S2053 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/0/43/amcc__applied_micro_circuits_corp__sml.jpg)
S2053
Manufacturer Part Number
S2053
Description
Bicmos Lvpecl Clock Generator Fibre Channel And Gigabit Ethernet Transceiver
Manufacturer
AMCC (Applied Micro Circuits Corp)
Datasheet
1.S2053.pdf
(15 pages)
Figure 3. Functional Block Diagram
2
S2053 OVERVIEW
The S2053 transmitter and receiver provide serializa-
tion and deserialization functions for block-encoded
data to implement a Fibre Channel interface. Opera-
tion of the S2053 is straightforward, as depicted in
Figure 2. The sequence of operations is as follows:
Transmitter
Receiver
The 10-bit parallel data handled by the S2053 device
should be from a DC-balanced encoding scheme, such
as the 8B/10B transmission code, in which informa-
tion to be transmitted is encoded 8 bits at a time into
10-bit transmission characters
ANSI X3.230 FC-PH (Fibre Channel Physical and Sig-
naling Interface).
1. A.X. Widmer and P.A. Franaszek, “A Byte-Oriented DC Balanced (0,4) 8B/10B Transmission Code,” IBM Research Report RC 9391,
May 1982.
S2053
1. 10-bit parallel input
2. Parallel-to-serial conversion
3. Serial output
1. Clock and data recovery from serial input
2. Serial-to-parallel conversion
3. Frame detection
4. 10-bit parallel output
REFCLKP/N
TREFCLK
TESTEN
-LCK_REF
EN_CDET
TX [0:9]
EWRAP
RXN
RXP
1
, and be compliant with
2
10
CONTROL
FIBRE CHANNEL AND GIGABIT ETHERNET TRANSCEIVER
LOGIC
2:1
D
Latch
Input
Q
MULTIPLIER
F 0 = F 1 X 10
PLL CLOCK
RECOVERY
PLL CLOCK
Figure 2. Interface Diagram
Internal clocking and control functions are transpar-
ent to the user. Details of data timing can be seen in
Figure 4. A block diagram showing the basic chip
operation is shown in Figure 3.
Loopback
Local loopback is supported by the chip, and pro-
vides a capability for performing offline testing of the
interface to ensure the integrity of the serial channel
before enabling the transmission medium. It also al-
lows for system diagnostics.
Data Out
REFCLK
10
Parallel
Data In
REGISTER
SHIFT
Serial
BITCLK
D
REGISTER
SHIFT
COM_DET
DETECT
LOGIC
Transceiver
D
EWRAP
S2053
Q
10
RX[0:9]
COM_DET
RBC1
RBC0
TXP
TXN
RBC
COM_DET
Serial
Data In
Parallel
Data Out