MB15E07SR Fujitsu Media Devices, MB15E07SR Datasheet - Page 3

• Manufacturer Part Number: MB15E07SR
• Description: Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler
• Manufacturer: Fujitsu Media Devices

TSSOP
PIN DESCRIPTIONS
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
Pin no.
BCC
16
10
11
12
13
14
15
1
2
3
4
5
6
7
8
9
LD/fout
OSC
name
Clock
GND
Data
N.C.
N.C.
N.C.
N.C.
Xfin
Pin
V
PS
D
LE
V
fin
CC
P
O
IN
I/O
O
O
–
–
–
–
–
–
–
I
I
I
I
I
I
I
Programmable reference divider input. Connection to a TCXO.
No connection.
Power supply voltage input for the charge pump.
Power supply voltage input.
Charge pump output.
Phase of the charge pump can be selected via programming of the FC bit.
Ground.
Prescaler complementary input, which should be grounded via a capacitor.
Prescaler input.
Connection to an external VCO should be done via AC coupling.
Clock input for the 19-bit shift register.
Data is shifted into the shift register on the rising edge of the clock.
(Open is prohibited.)
Serial data input using binary code.
The last bit of the data is a control bit. (Open is prohibited.)
Load enable signal input. (Open is prohibited.)
When LE is set high, the data in the shift register is transferred to a latch
according to the control bit in the serial data.
Power saving mode control. This pin must be set at “L” at Power-ON.
(Open is prohibited.)
PS = “H”; Normal mode
PS = “L”; Power saving mode
No connection.
Lock detect signal output (LD)/phase comparator monitoring output (fout).
The output signal is selected via programming of the LDS bit.
LDS = “H”; outputs fout (fr/fp monitoring output)
LDS = “L”; outputs LD (“H” at locking, “L” at unlocking.)
No connection.
No connection.
Descriptions
MB15E07SR
3