OM6208 NXP Semiconductors, OM6208 Datasheet

no-image

OM6208

Manufacturer Part Number
OM6208
Description
Om6208 65 X 96 Pixels Matrix Grey-scale Lcd Driver
Manufacturer
NXP Semiconductors
Datasheet
Product specification
Supersedes data of 2003 Jan 30
DATA SHEET
OM6208
65 x 96 pixels matrix grey-scale
LCD driver
INTEGRATED CIRCUITS
2003 feb 10

Related parts for OM6208

OM6208 Summary of contents

Page 1

... DATA SHEET OM6208 pixels matrix grey-scale LCD driver Product specification Supersedes data of 2003 Jan 30 INTEGRATED CIRCUITS 2003 feb 10 ...

Page 2

... C-bus (Hs-mode Product specification OM6208 Reset function Power-down mode Display Control Horizontal mirroring Vertical mirroring Set Y address of RAM Set X address of RAM Bias levels LCD drive voltage LCD drive voltage generation Temperature measurement Temperature compensation Grey-scale mode and black-and-white mode ...

Page 3

... Portable instruments Point of sale terminals. 3 GENERAL DESCRIPTION The OM6208 is a low power CMOS LCD controller driver, designed to drive a graphic display of 65 rows and 96 columns. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD supply and bias voltages, resulting in a minimum of external components and low power consumption ...

Page 4

... COLUMN DRIVERS DATA PROCESSING DISPLAY DATA RAM (DDRAM) [65 96] 2 ADDRESS COUNTER COMMAND OM6208 DECODER I/O BUFFERS and INTERFACES Fig.1 Block diagram. 4 Product specification OM6208 R0 to R64 ROW DRIVERS ORTHOGONAL FUNCTION GENERATOR RES RESET OSCILLATOR OSC TIMING GENERATOR DISPLAY ADDRESS COUNTER V 2H ...

Page 5

... LCD row driver outputs bias buffer output; note 14 test outputs; note 11 bias buffer output; note 14 LCD column driver outputs LCD row driver outputs bias buffer outputs; note 14 5 Product specification OM6208 2 C-bus slave address input pads; note 12 ...

Page 6

... SDAHOUT pad to the system SDAH line to guarantee a valid logic 0. When SDAHOUT is not used, it must be connected When I C-bus is not used, this pad must be connected SDO is a push-pull output; when it is intended to use the readback function of the OM6208, this pad must be connected to the SDATA pad, or used separately; when ...

Page 7

... The OM6208 contains 65 row and 96 column drivers which connect the appropriate LCD bias voltages in sequence to the display in accordance with the data to be displayed. A typical MRA driving scheme with waveforms for shown in Fig ...

Page 8

... Philips Semiconductors pixels matrix grey-scale LCD driver handbook, full pagewidth F1(t) F2(t) F3(t) F4(t) G1(t) F1(t) F2(t) F3(t) F4(t) G1(t) 2003 feb 10 V col(max) G1( F1( col(min) V col(max) G1( F1( col(min) Fig.2 Typical MRA LCD driver waveforms for Product specification G1(t) G2(t) G3(t) F4(t) ] F2(t) F3(t) G1(t) G2(t) G3(t) F4(t) ] F2(t) F3(t) MGW822 OM6208 ...

Page 9

... Philips Semiconductors pixels matrix grey-scale LCD driver 8 RAM ADDRESSING Data is downloaded in bytes into the RAM matrix of the OM6208 as indicated in Fig.3. The display RAM has a matrix bits. The columns are addressed by the address pointer. The address ranges (decimal values) ...

Page 10

... After the very last address, the address pointers wrap around to address and both horizontal and vertical addressing modes 194 290 386 1442 X address X address 10 Product specification OM6208 0 95 191 Y address 1535 1631 16 95 MGW824 0 Y address 1631 ...

Page 11

... When the mirroring is disabled and the address located at top of the display (see Fig.7). Refer also to Section 11.6. X address Y address Fig.6 RAM format addressing (MY = 1). X address Y address Fig.7 RAM format addressing (MY = 0). 11 Product specification OM6208 MGW826 MGW827 ...

Page 12

... When the mirroring is disabled and the address located at the left side (column 0) of the display (see Fig.9). Refer also to Section 11. max X address Y address Fig.8 RAM format addressing (MX = 1). X address Y address Fig.9 RAM format addressing (MX = 0). 12 Product specification OM6208 MGW828 MGW829 ...

Page 13

... SPI, these are SCE (chip enable), SCLK (serial clock) and SDATA (serial data). For the 4-line SPI a separate D/C line is added. The OM6208 is connected to the serial data I/O of the microcontroller by pads SDATA (data input) and SDO (data output) connected together. ...

Page 14

... DB2 DB1 DB0 data data display data string data data DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 14 Product specification last DB7 DB6 DB5 DB4 DB3 DB2 data instruction DB7 DB6 DB5 DB4 instruction OM6208 DB1 DB0 MGW746 MGW747 ...

Page 15

... R EAD MODE The read mode of the interface means that the microcontroller reads data from the OM6208 the microcontroller first has to send a command, the read status command, and then OM6208 will respond by transmitting data on the SDO line. After that, SCE is required to go HIGH (see Fig.14). ...

Page 16

... The general format of the write mode and the definition of the transmission byte is shown in Fig.15. Any instruction can be sent in any order to the OM6208. The MSB is transmitted first. The serial interface is initialized when SCE is HIGH. In this state, SCLK clock handbook, full pagewidth ...

Page 17

... Fig.17 Write mode: transmission of several bytes. D/C DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Fig.18 Write mode: interrupted by reset (RES). 17 Product specification DB2 DB1 DB0 MGU630 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 D/C transmission byte D/C OM6208 MGU631 DB7 DB6 MGU632 ...

Page 18

... DB6 DB5 DB4 SDO The read mode of the interface means that the microcontroller reads data from the OM6208 the microcontroller first has to send a command, the read status command, and then the following byte is transmitted in the opposite direction using SDO (see Fig.19). After that, SCE is required to go HIGH before a new command is sent ...

Page 19

... HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal. data line change stable; of data data valid allowed Fig.21 Bit transfer. 19 Product specification S YSTEM CONFIGURATION MASTER MASTER TRANSMITTER/ TRANSMITTER RECEIVER MGA807 MBC621 OM6208 ...

Page 20

... In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition START condition Fig.23 Acknowledge on the I 20 Product specification SDA SCL P STOP condition MBC622 not acknowledge acknowledge 8 9 clock pulse for acknowledgement MBC602 2 C-bus. OM6208 ...

Page 21

... LCD driver 2 10.2 I C-bus Hs-mode protocol The OM6208 is a slave receiver/transmitter. If data read from the device the SDAHOUT and SDAH pads must be connected for acknowledge to be used (see Table 1, note 6). Hs-mode can only commence after the following conditions ...

Page 22

... Hs-mode Fig.25 Complete data transfer in Hs-mode. 22 Product specification F/S-mode DATA A bytes ack.) Hs-mode continues Sr SLAVE ADD. MSC616 (8-bit DATA A/ OM6208 then F/S mode If Sr (dotted lines) then Hs-mode MSC618 ...

Page 23

... RAM-data, may follow. The DB6 bit of a control byte is the RAM-data/command bit D/C. When this bit is logic 1, it indicates that a RAM-data byte will be transferred next. If the bit is logic 0, it indicates that a command byte will be transferred next. 23 Product specification acknowledge from OM6208 control byte A 0 D/C A data byte 1 byte ...

Page 24

... Sending the instruction to read back the temperature sensor will select the status byte shown in Table (1) (1) ( C-bus because they are used to make up the two LSBs of the slave address TD[5] TD[4] TD[3] 24 Product specification OM6208 (LSB) (2) VM ID2 ID1 (LSB) TD[2] TD[1] TD[0] (2) ...

Page 25

... Philips Semiconductors pixels matrix grey-scale LCD driver 11 INSTRUCTIONS The OM6208 may be interfaced via 3-line or 4-line Serial Peripheral Interface (SPI), 3-line serial interface or I interface. In all cases, processing of instructions is asynchronous and does not require the internal/external oscillator to be running. Data transmission to OM6208 may be of two types, those that define the operating mode of the device (commands) and those that fill display RAM (data) ...

Page 26

... SFD enable/disable defaults N-line inversion and super-frame Inversion (1) (1) (1) reserved (1) (1) 0 reserved reserved (1) (1) (1) reserved reserved (1) (1) 1 reserved ( reserved (1) (1) 1 reserved for testing (1) (1) (1) reserved for testing OM6208 2 C-bus ...

Page 27

... Table 10) sets N-line inversion (see Table 18) sets frame frequency range (see Table 11) display data length for 3-line SPI interface V register PR bias setting level (see Table 13) super-frame inversion 27 Product specification OM6208 1 RESET STATE ...

Page 28

... OSC f 400 kHz 1 0. OSC ( 0.04) = 151.9 Hz. Initialization (or higher) within the maximum time t DD(min) going HIGH (see Fig.37). Alternatively a reset DD1 is stable. DD1 is not HIGH. OM6208 f (Hz) frame 163.4 122.5 98.0 81.7 70.0 54.5 44.6 35.0 (1) when V DD1 DD1 VHRL ...

Page 29

... Set X address of RAM The X address points to the columns. The range 95. 11.9 Bias levels The OM6208 is a grey-scale driver able to provide different bias voltage levels for rows and columns. The row voltage values are and V LCD SS chain shown in Fig.28. ...

Page 30

... Table 13) and p as follows 0.90 5.80 1.05 6.10 It can be seen from Fig.28 that or a The BS[2:0] bias bits can be selected by a command and level. also can be programmed by OTP Product specification OM6208 and also two of the LCD --- - = -- - ...

Page 31

... DRIVE VOLTAGE GENERATION V may be supplied externally or generated internally by LCD the on-chip capacitive charge pump. OM6208 features on-chip capacitors resulting in a minimum of external components required for operation (see Chapter 16). The ‘power control’ instruction may be used to switch V generation on or off. The charge pump control instruction may be used to select the required voltage multiplication factor. The ‘ ...

Page 32

... Assuming MMVOPCAL = 0 and Fig.30 V LCD 2003 feb 10 measured temperature slopes TEMPERATURE COMPENSATION MMVOPCAL [ 5 7 programming of OM6208 shown as plots of equations (4) and (5). 32 Product specification OM6208 MGW833 MGT847 . . . LCD V OP ...

Page 33

... T calibration the value may be calculated from Table 16. The T can be calculated by multiplying the offset LCD = 30 mV (32 16) 1.25 = 600 mV. EQUATION V = (16 MB (32 TD (TD 32 (16 MC OM6208 SLOPE (mV/ (16 TD) (TD 48) ...

Page 34

... Fig.31 Example of segmented temperature coefficients. 11.11 Grey-scale mode and black-and-white mode It is possible to set via command the working mode of the OM6208. This is by setting the MOD bit of the ‘frame frequency’ instruction, oscillator tune and mode. By default, the MOD bit is set to logic 0 and grey-scale mode is selected ...

Page 35

... Product specification OM6208 ...

Page 36

Acrobat reader. white to force landscape pages to be ... The example in Table 19 shows the first super-frame with the settings NL = ...

Page 37

... LCD notes 4 and 5 DD2 DC load on V LCD 37 MIN. MAX. 0.5 +6.5 0.5 +5.0 0.5 +10.0 0 0.5 DD1 50 +50 10 +10 300 30 65 +150 MIN. TYP. 1.7 2 300 A 2400 = 170 A 1200 = 32 A 360 Product specification OM6208 UNIT MAX. UNIT 3.3 V 4.5 V 9.0 V 9 2000 A A ...

Page 38

... V; load 10 A; LCD outputs tested one at a time voltage that may be generated is dependent on voltage, temperature and (display) load. and temperature compensation used at calibration interface inactive; internal V DD1 SS 38 Product specification OM6208 MIN. TYP. MAX. V 0.2V SS DD1 0.8V V DD1 DD1 V 0 ...

Page 39

... Section 11.2, equation (1) default frequency: FR[2:0] = 001; T[2:0] = 110 V = 2.8 V; DD1 +70 C amb 3-line SPI or 4-line SPI interface 3-line serial interface note 4 note 4 = 1.8 to 3.3 V; see Fig.36 DD1 39 Product specification OM6208 MIN. TYP. MAX. (1) (2) (3) 400 496 512 400 496 512 35 151.9 210 15 +15 = 1.8 to 3.3 V ...

Page 40

... MHz; series resistance includes ITO track + connector resistance + PCB. SCLK 100 pF total capacitance of one bus line RES may be LOW before V DD1 2003 feb 10 CONDITIONS note 5 goes HIGH. 40 Product specification OM6208 MIN. TYP. MAX. UNIT 160 ns 100 pF 400 ...

Page 41

... SCE t S3 D/C t PWL1 SCLK t S4 SDATA 2003 feb PWH1 t H1 Fig.32 3-line serial interface timing PWH1 t H4 Fig.33 4-line SPI interface timing. 41 Product specification OM6208 PWH2 cyc PWH2 cyc MGU642 MGU643 ...

Page 42

... SDO handbook, full pagewidth SCE SCLK SDATA SDO 2003 feb Fig.34 3-line and 4-line SPI timing (read mode Fig.35 3-line serial interface timing (read mode). 42 Product specification OM6208 MCE174 MCE175 ...

Page 43

... V DD1 RES V DD1 RES 2003 feb 10 t rDA t HD;DAT t SU;DAT t fCL (1) t rCL t LOW t LOW t HIGH 2 Fig.36 I C-bus timing diagram (Hs-mode VHRL t RW Fig.37 Reset timing. 43 Product specification t SU;STO t rCL1 (1) t HIGH t RWS OM6208 Sr P MGK871 MGW835 ...

Page 44

... IC, i.e. front, rear and all edges. 16.2 Chip-on-glass displays The pinning of the OM6208 has an optimal design for single plane wiring, e.g. for chip-on-glass display modules. handbook, full pagewidth 32 Fig.38 Application example using the internal charge pump and a single V 2003 feb 10 16 ...

Page 45

... Fig.40 Application example using external high voltage generation. 2003 feb 10 DISPLAY 65 96 pixels 96 OM6208 C VDD1 V DD1 C VLCD I/O C VDD2 V DD2 V SS DISPLAY 65 96 pixels 96 OM6208 C VDD I LCDIN 45 Product specification OM6208 33 MGW837 sources (V and DD1 DD2 33 MGW838 ...

Page 46

... MODULE MAKER PROGRAMMING One Time Programmable (OTP) technology has been implemented in the OM6208. This enables the module maker to program some extended features of the OM6208 after it has been assembled on an LCD module. Programming is made under the control of the interfaces and the use of one special pin. This pin must be made available on the module glass but does not need to be accessed by the set maker ...

Page 47

... FACTORY DEFAULT MMFD INTERFACE = 0 REGISTERS e.g. SLA [ 2:0 ] MMFD = 1 OTP DEFAULTS e.g. SLA [ 2:0 ] Fig.42 Factory defaults. 47 Product specification OM6208 ACTION configuration data is taken from the interface OTP values are used for configuration data to temperature compensation circuit MGW840 ...

Page 48

... Table 22 Seal bit definition SEAL BIT [7:0] 17.4 The OTP circuitry in the OM6208 contains many bits of data. The circuitry for one bit is called an OTP slice. Each OTP slice consists of two main parts: the OTP cell (a non-volatile memory cell) and the shift register cell (a flip-flop) ...

Page 49

... MMSLA[2] 2003 feb 10 The shifting of the data into the shift register is performed in the special mode CALMM. In the OM6208, the CALMM mode is entered through the CALMM command. Once in the CALMM mode the data is shifted into the shift register via the interface at the rate of 1-bit per command. After ...

Page 50

... OTP cells. This instruction takes complete. During this time all other instructions may be sent. In the OM6208 the ‘refresh’ instruction is associated with the ‘DON’ instruction so that the shift register is automatically refreshed every time DON is enabled or disabled ...

Page 51

... Table 25. In this example the shift register is filled with the following data: MMVPR = 11010000, and the seal bit is logic assumed that the OM6208 has just been reset. After transmitting the last bit, the OM6208 can exit or remain in CALMM mode (see step 1). Note that while in CALMM Table 25 Example sequence for fi ...

Page 52

... Once an OTP cell is programmed it cannot be de-programmed. An already programmed cell (an OTP cell containing a logic 1) must not be reprogrammed. A sequence of commands and data for OTP programming is shown as an example in Table 26. Table 26 Sequence for OTP programming This sequence assumes the OM6208 has just been reset. STEP D ...

Page 53

... LCDIN bit to logic 1 during 53 Product specification MIN. TYP. ; SS1 11.0 11 SS1 9.0 9 SS2 DD2 850 100 100 120 LCDIN OM6208 MAX. UNIT 12 DD1 10.0 V 4.5 V 1000 A 200 200 ms input is being ...

Page 54

... Philips Semiconductors pixels matrix grey-scale LCD driver handbook, full pagewidth SCLK V VOTPPROG V LCDIN 2003 feb 10 t su(SCLK) t su(gate Fig.45 Programming waveforms. 54 Product specification OM6208 t hd(SCLK) t hd(gate) MGW843 ...

Page 55

... V DD2 V SS1 V SS2 V LCDIN, V LCDSENSE V SS1 V LCDIN LCD outputs V SS1 V DD1 2 I C-bus pads V SS1 SS1 Fig.46 Protection circuit diagrams. 55 Product specification OM6208 V DD3 V SS1 V LCDOUT V SS1 V DD1 SCLK, SDATA, SDO V SS1 V DD1 T3, T4, V SS1 MGW850 ...

Page 56

... Fig.47 Bonding pad locations (viewed from bump side). 2003 feb 10 R32 RES V OTPPROG SCLH/SCE R64 ID3/SA0, ID4/SA1 C95 MX V SS1 , V SS2 SDATA x SDO y SDAH SCLK SDAHOUT V DD1 1:0 ] R31 D/C OSC V DD2 , V DD3 R0 MGW844 56 Product specification OM6208 33 row driver outputs 96 column driver outputs 32 row driver outputs ...

Page 57

... MX 2802 +1279 T3 2639 +1279 T4 2475 +1279 T1 2345 +1279 T2 2217 +1279 T5 2102 +1279 T6 2039 +1279 ID3_SA0 1976 +1279 57 Product specification OM6208 COORDINATES PAD 1913 +1279 38 1850 +1279 39 1787 +1279 40 1669 +1279 41 1503 +1279 42 1337 +1279 43 1172 +1279 44 1006 ...

Page 58

... C91 +4123 1275 C90 +4071 1275 C89 +4019 1275 C88 +3967 1275 C87 +3916 1275 C86 +3864 1275 58 Product specification OM6208 COORDINATES PAD x y 115 +3812 1275 116 +3760 1275 117 +3708 1275 118 +3656 1275 119 +3604 1275 120 ...

Page 59

... OM6208 x y 335 1275 387 1275 439 1275 491 1275 543 1275 595 1275 646 1275 698 1275 750 1275 ...

Page 60

... R3 3394 1275 R2 3446 1275 R1 3498 1275 R0 3549 1275 dummy 3601 1275 dummy 3653 1275 60 Product specification OM6208 COORDINATES PAD x y 257 3705 1275 258 3757 1275 259 3809 1275 260 3860 1275 261 3912 1275 262 3964 1275 ...

Page 61

... UNIT m m handbook, halfpage m m 2.840 handbook, halfpage 90 m MGW846 61 Product specification 10.140 mm OM6208 mm pitch y bump distance x Fig.48 Chip size and pad pitch centre x centre MGW847 Fig.50 Shape of bump alignment mark. OM6208 MGW845 ...

Page 62

... Fig.51 Tray details. Table 30 Tray dimensions DIM MGW849 y 62 Product specification OM6208 MGW848 DESCRIPTION pocket pitch, x direction pocket pitch, y direction pocket width, x direction pocket width, y direction tray width, x direction tray width, y direction number of pockets in X direction ...

Page 63

... Product specification OM6208 DEFINITION These products are not Philips Semiconductors ...

Page 64

... It is the responsibility of the customer to test and qualify their application in which the die is used. C COMPONENTS 2 C components conveys a license under the Philips’ system provided the system conforms to the I 64 Product specification OM6208 2 C patent to use the 2 C specification defined by ...

Page 65

... Philips Semiconductors pixels matrix grey-scale LCD driver 2003 feb 10 NOTES 65 Product specification OM6208 ...

Page 66

... Philips Semiconductors pixels matrix grey-scale LCD driver 2003 feb 10 NOTES 66 Product specification OM6208 ...

Page 67

... Philips Semiconductors pixels matrix grey-scale LCD driver 2003 feb 10 NOTES 67 Product specification OM6208 ...

Page 68

Philips Semiconductors – a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. © Koninklijke Philips Electronics N.V. 2003 All rights are reserved. Reproduction in whole or in part is prohibited ...

Related keywords