MC56F836 Freescale Semiconductor, Inc, MC56F836 Datasheet - Page 108

no-image

MC56F836

Manufacturer Part Number
MC56F836
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8365MFGE
Manufacturer:
Freescale
Quantity:
278
Part Number:
MC56F8365MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8365VFGE
Manufacturer:
Freescale
Quantity:
619
Part Number:
MC56F8365VFGE
Manufacturer:
FREESCALE
Quantity:
125
Part Number:
MC56F8365VFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8365VFGE
Manufacturer:
FREESCALE
Quantity:
125
Part Number:
MC56F8366MFV60
Manufacturer:
Power-one
Quantity:
268
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale
Quantity:
440
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale
Quantity:
43
Part Number:
MC56F8366VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8367MPYE
Manufacturer:
FREESCALE
Quantity:
20 000
core at the time the last IRQ was taken. This field is only updated when the 56800E core jumps to a new
interrupt service routine.
Note:
5.6.30.3
This read-only field shows the vector number (VAB[7:1]) used at the time the last IRQ was taken. This
field is only updated when the 56800E core jumps to a new interrupt service routine.
Note:
5.6.30.4
This bit allows all interrupts to be disabled.
5.6.30.5
This bit field is reserved or not implemented. It is read as 1 and cannot be modified by writing.
5.6.30.6
This read-only bit reflects the state of the external IRQB pin.
5.6.30.7
This read-only bit reflects the state of the external IRQA pin.
5.6.30.8
This bit controls whether the external IRQB interrupt is edge or level sensitive. During Stop and Wait
modes, it is automatically level-sensitive.
5.6.30.9
This bit controls whether the external IRQA interrupt is edge or level sensitive. During Stop and Wait
modes, it is automatically level-sensitive.
108
00 = Required nested exception priority levels are 0, 1, 2, or 3
01 = Required nested exception priority levels are 1, 2, or 3
10 = Required nested exception priority levels are 2 or 3
11 = Required nested exception priority level is 3
0 = Normal operation (default)
1 = All interrupts disabled
0 = IRQB interrupt is a low-level sensitive (default)
1 = IRQB interrupt is falling-edge sensitive.
Nested interrupts may cause this field to be updated before the original interrupt service routine can
read it.
Nested interrupts may cause this field to be updated before the original interrupt service routine can
read it.
Vector Number - Vector Address Bus (VAB)—Bits 12–6
Interrupt Disable (INT_DIS)—Bit 5
Reserved—Bit 4
IRQB State Pin (IRQB STATE)—Bit 3
IRQA State Pin (IRQA STATE)—Bit 2
IRQB Edge Pin (IRQB Edg)—Bit 1
IRQA Edge Pin (IRQA Edg)—Bit 0
56F8365 Technical Data, Rev. 7
Freescale Semiconductor
Preliminary

Related parts for MC56F836