MT8VDDT12832UY-6 Micron Semiconductor Products, MT8VDDT12832UY-6 Datasheet
MT8VDDT12832UY-6
Related parts for MT8VDDT12832UY-6
MT8VDDT12832UY-6 Summary of contents
Page 1
DDR SDRAM Unbuffered DIMM MT8VDDT3232U – 128MB MT8VDDT6432U – 256MB MT8VDDT12832U – For DDR SDRAM component specifications, please refer to the Micron Features • 100-pin, dual in-line memory module (DIMM) • Fast data transfer rate: PC2100 and PC2700 • Utilizes ...
Page 2
... MT8VDDT3232UY-75__ MT8VDDT6432UG-6__ MT8VDDT6432UY-6__ MT8VDDT6432UG-75Z__ MT8VDDT6432UY-75Z__ MT8VDDT6432UG-75__ MT8VDDT6432UY-75__ MT8VDDT12832UG-6__ MT8VDDT12832UY-6__ MT8VDDT12832UG-75Z__ MT8VDDT12832UY-75Z__ MT8VDDT12832UG-75__ MT8VDDT12832UY-75__ All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT8VDDT3232UG-75B1. pdf: 09005aef80745603, source: 09005aef807455eb DD8C32_64_128x32UG_1.fm - Rev. G 5/05 EN ...
Page 3
Table of Contents Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of Figures Figure 1: 100-Pin DIMM (MO-161 ...
Page 5
List of Tables Table 1: Address Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Pin Assignments and Descriptions Table 3: Pin Assignment 100-Pin DIMM Front Pin Symbol Pin Symbol Pin 1 DQ0 DQ11 DQ1 DQS0 17 CK0 29 5 ...
Page 7
Table 4: Pin Descriptions Pin numbers may not correlate with symbols; refer to Figure 3 on page 6 for more information Pin Numbers 32, 79, 81 WE#, CAS#, RAS# 17, 18, 67, 68 CK0, CK0#, CK1, CK1# 20, 70 CKE0, ...
Page 8
Table 4: Pin Descriptions (Continued) Pin numbers may not correlate with symbols; refer to Figure 3 on page 6 for more information Pin Numbers 99 100 14, 19, 30, 38, 41, 55, 58, 64, 69, 80, 88, ...
Page 9
Functional Block All resistor values are 22Ω unless otherwise specified. Per industry standard, Micron modules utilize various component speed grades, as referenced in the module part number guide at www.micron.com/numberguide. Standard modules use the following DDR SDRAM devices: MT46V16M8TG (128MB); ...
Page 10
General Description The MT8VDDT3232U, MT8VDDT6432U, and MT8VDDT12832U are high-speed CMOS, dynamic random-access, 128MB, 256MB, and 512MB memory modules organized in x32 configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices. DDR SDRAM modules use a double data rate ...
Page 11
DIMM’s SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect. Mode Register Definition The mode ...
Page 12
If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge The CAS Latency Table indicates the operating frequencies at which each ...
Page 13
Table 5: Burst Definition Table Burst Length Notes: 1. For a burst length of two, A1–Ai select the two-data-element block; A0 selects the first access within the block. 2. For a burst length of four, A2–Ai select the four-data-element block; ...
Page 14
Figure 5: CAS Latency Diagram COMMAND COMMAND Operating Mode The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A11 (128MB, 256MB), or A7–A12 (512MB) each set to zero, and bits A0–A6 set to the ...
Page 15
The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any sub- sequent operation. Violating either of these requirements could result ...
Page 16
Commands Table 7, Commands Truth Table, and Table 8, DM Operation Truth Table, provide a gen- eral reference of available commands. For a more detailed description of commands and operations, refer to the 128Mb, 256Mb, or 512Mb DDR SDRAM component ...
Page 17
Parameter Tables Absolute Maximum Ratings Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the ...
Page 18
Table 11: I Specifications and Conditions – 128MB DD DDR SDRAM components only Notes: 1–5, 14, 48; notes appear on pages 23–27; 0°C ≤ T Parameter/Condition OPERATING CURRENT: One device bank; Active-Precharge (MIN); ...
Page 19
Table 12: I Specifications and Conditions – 256MB DD DDR SDRAM components only Notes: 1–5, 14, 48; notes appear on pages 23–27; 0°C ≤ T Parameter/Condition OPERATING CURRENT: One device bank; Active-Precharge (MIN); ...
Page 20
Table 13: I Specifications and Conditions – 512MB DD DDR SDRAM components only Notes: 1–5, 14, 48; notes appear on pages 23–27; 0°C ≤ T Parameter/Condition OPERATING CURRENT: One device bank; Active-Precharge (MIN); ...
Page 21
Table 14: Capacitance (All Modules) Note: 11; notes appear on pages 23–27 Parameter Input/Output Capacitance: DQ, DQS, DM Input Capacitance: Command and Address Input Capacitance: S#; CK/CK#; CKE Table 15: Component Electrical Characteristics and Recommended AC Operating Conditions Notes: 1–5, ...
Page 22
Table 15: Component Electrical Characteristics and Recommended AC Operating Conditions (Continued) AC Characteristics Parameter ACTIVE to READ or WRITE delay PRECHARGE command period DQS read preamble DQS read postamble ACTIVE bank a to ACTIVE bank b command DQS write preamble ...
Page 23
Notes 1. All voltages referenced Tests for AC timing nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified. 3. Outputs measured with equivalent load: 4. ...
Page 24
HZ and tions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ). 17. The intent of the “Don’t Care” state after completion ...
Page 25
Figure 7: Derating Data Valid Window 3.8 3.750 3.700 3.6 3.650 3.4 3.2 t -75/-75Z @ CK = 10ns 3.0 t -75/-75Z @ CK = 7.5ns 6ns N/A 2.8 2.6 2.500 2.463 2.4 2.2 2.0 ...
Page 26
The full variation in the ratio of the maximum to minimum pull-up and pull- f. The full variation in the ratio of the nominal pull-up to pull-down current should 34. The voltage levels used are derived from a minimum ...
Page 27
Figure 9: Pull-Up Characteristics 41. For the -6 and -75 I 42. Random addressing changing and 50 percent of data changing at every transfer. 43. Random addressing changing and 100 percent of data at every transfer. 44. CKE must be ...
Page 28
Initialization To ensure device operation the DRAM must be initialized as described below: 1. Simultaneously apply power Apply V 3. Assert and hold CKE at a LVCMOS logic low. 4. Provide stable CLOCK signals. 5. Wait at ...
Page 29
Figure 10: Initialization Flow Diagram Step pdf: 09005aef80745603, source: 09005aef807455eb DD8C32_64_128x32UG_2.fm - Rev. G 5/05 EN 128MB, 256MB, 512MB: ...
Page 30
Serial Presence Detect SPD Clock and Data Conventions Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 11, Data ...
Page 31
Figure 12: Definition of Start and Stop SCL SDA Figure 13: Acknowledge Response From Receiver SCL from Master Data Output from Transmitter Data Output from Receiver pdf: 09005aef80745603, source: 09005aef807455eb DD8C32_64_128x32UG_2.fm - Rev. G 5/05 EN 128MB, 256MB, 512MB: (x32, ...
Page 32
Table 16: EEPROM Device Select Code The most significant bit (b7) is sent first Memory Area Select Code (two arrays) Protection Register Select Code Table 17: EEPROM Operating Modes Mode RW Bit 1 Current Address Read 0 Random Address Read ...
Page 33
Table 18: Serial Presence-Detect EEPROM DC Operating Conditions All voltages referenced to V Parameter/condition SUPPLY VOLTAGE INPUT HIGH VOLTAGE: Logic 1; All inputs INPUT LOW VOLTAGE: Logic 0; All inputs OUTPUT LOW VOLTAGE 3mA OUT INPUT LEAKAGE CURRENT: ...
Page 34
Table 20: Serial Presence-Detect Matrix “1”/“0”: Serial Data, “driven to HIGH”/“driven to LOW”; notes appear on page 35 Byte Description 0 Number of SPD Bytes Used by Micron 1 Total Number of Bytes in SPD Device 2 Fundamental Memory Type ...
Page 35
Table 20: Serial Presence-Detect Matrix (Continued) “1”/“0”: Serial Data, “driven to HIGH”/“driven to LOW”; notes appear on page 35 Byte Description 30 Minimum RAS# Pulse Width, note 1) 31 Module Rank Density 32 Address and Command Setup Time, (See note ...
Page 36
Module Dimensions All dimensions are in inches (millimeters); Figure 15: 100-Pin DIMM Dimensions 0.079 (2.00) R (2X) U1 0.118 (3.0) DIA (2X) 0.118 (3.0) TYP PIN 1 0.039 (1.0) TYP U6 0.084 (2.13) TYP PIN 100 0.118 (3.0) TYP Data ...