STE2002DIE1 STMicroelectronics, STE2002DIE1 Datasheet - Page 19

no-image

STE2002DIE1

Manufacturer Part Number
STE2002DIE1
Description
81 x 128 Single Chip LCD Controller/Driver
Manufacturer
STMicroelectronics
Datasheet
Dual Partial Display
If the PE Bit is set to a logic one the dual partial display mode is enabled.
Eight partial display modes are available. The offset of the two partial display zones is row by row programma-
ble. The Icon row is accessed last in each partial display frame.
Two sets of register for the HV-generator parameters are provided (PRS[1:0], Vop[6:0], BS[2:0], CP[2:0].).
This allows switching from normal mode to partial display mode applying one instruction. The HV generator is
automatically re configured using the parameters related to the enabled mode. The parameters of the two sets
of registers with the same function are located in the same position of the instruction set. The registers related
to the normal mode are accessible when normal mode (PE=0) is selected, the others are accessible when the
partial display mode is enabled (PE=1). To Setup PRS[1:0], Vop[6:0], BS[2:0], CP[2:0] values the instruction
flow proposed in Fig.46 must be followed. To setup Partial Display Sectors Start Address and Partial Dis-
play Mode no particular instruction flow has to be followed.
.
PD2
MUX RATE
0
0
0
0
1
1
1
1
MUX 33
MUX 33
MUX 49
MUX 49
MUX 65
MUX 65
MUX 81
MUX 81
PD1
0
0
1
1
0
0
1
1
PD0
0
1
0
1
0
1
0
1
ICON MODE
1
0
1
0
1
0
1
0
SECTION 1
16
16
16
0
8
8
0
8
OFFSET
RANGE
0-31
0-32
0-47
0-48
0-63
0-64
0-79
0-80
ICON ROW NOT SCROOLED
ICON ROW NOT SCROOLED
ICON ROW NOT SCROOLED
ICON ROW NOT SCROOLED
33 LINE GRAPHIC MATRIX
49 LINE GRAPHIC MATRIX
65 LINE GRAPHIC MATRIX
81 LINE GRAPHIC MATRIX
DESCRIPTION
16 + Icon Row
16 + Icon Row
16 + Icon Row
8 + Icon Row
0 + Icon Row
8 + Icon Row
0 + Icon Row
8 + Icon Row
SECTION2
ICON Row Driver with
RESET STATE
000
MY=0
R56
R56
R64
R64
R72
R72
R80
R80
STE2002
19/51

Related parts for STE2002DIE1