CC2420 Chipcon AS, CC2420 Datasheet - Page 74
CC2420
Manufacturer Part Number
CC2420
Description
2.4 GHz RF Transceiver for IEEE 802.15.4 and ZigBee
Manufacturer
Chipcon AS
Datasheet
1.CC2420.pdf
(85 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CC2420-RTR1
Manufacturer:
COOPER/Bussmann
Quantity:
25 000
Company:
Part Number:
CC2420RGZR
Manufacturer:
TI/CC
Quantity:
9 035
Part Number:
CC2420RGZR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
CC2420RGZT
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
CC2420RTCR
Manufacturer:
TI/CC
Quantity:
18 300
Part Number:
CC2420RTCR
Manufacturer:
TI-CHIPCON
Quantity:
20 000
Company:
Part Number:
CC2420ZRTCR
Manufacturer:
TI-CHIPCON
Quantity:
12 300
AGCTST0 (0x24) - AGC Test Register 0
Bit
15:12
11:6
5:0
AGCTST1 (0x25) - AGC Test Register 1
Bit
15
14
13
12:11
10:8
7:6
5:0
AGCTST2 (0x26) - AGC Test Register 2
Bit
15:10
9:5
4:0
Chipcon AS SmartRF ® CC2420 Preliminary Datasheet (rev 1.0), 2003-11-17
Field Name
LNAMIX_HYST[3:0]
LNAMIX_THR_H[5:0]
LNAMIX_THR_L[5:0]
Field Name
-
AGC_BLANK_MODE
PEAKDET_CUR_BOOST
AGC_SETTLE_WAIT[1:0]
AGC_PEAK_DET_MODE
[2:0]
AGC_WIN_SIZE[1:0]
AGC_REF[5:0]
Field Name
-
MED2HIGHGAIN[4:0]
LOW2MEDGAIN[4:0]
3
25
9
0
0
1
1
20
9
10
Reset
Reset
0
0
Reset
0
R/W
R/W
R/W
R/W
R/W
W0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W0
R/W
R/W
SmartRF
Description
Hysteresis on the switching between different RF frontend gain
modes, defined in 2 dB steps
Threshold for switching between medium and high RF frontend
gain mode, defined in 2 dB steps
Threshold for switching between low and medium RF frontend
gain mode, defined in 2 dB steps
Description
Reserved, write as 0
Set the VGA blanking mode when switching out a gainstage
When VGA_GAIN_OE = 0:
0 : Blanking is performed when the AGC algorithm switches
out one or more 14dB gain stages.
1 : Blanking is never performed.
When VGA_GAIN_OE = 1:
Blanking is performed when AGC_BLANK_MODE =1
Doubles the bias current in the peak-detectors in-between the
VGA stages when set.
Timing for AGC to wait for analog gain to settle.
Sets the AGC mode for use of the VGA peak detectors:
Bit 2 : Digital ADC peak detector enable / disable
Bit 1 : Analog fixed stages peak detector enable /
Bit 0 : Analog varliable gain stage peak detector enable /
Window size for the accumulate and dump function in the
AGC.
0 : 8 samples
1 : 16 samples
2 : 32 samples
3 : 64 samples
Target value for the AGC control loop, given in 2 dB steps.
Reset value corresponds to approximately 25% of the ADC
dynamic range in reception.
Description
Reserved, write as 0
MED2HIGHGAIN sets the difference in the receiver
LNA/MIXER gain from medium gain mode to high gain mode,
used by the AGC for setting the correct frontend gain mode.
LOW2MEDGAIN sets the difference in the receiver
LNA/MIXER gain from low gain mode to medium gain mode,
used by the AGC for setting the correct frontend gain mode.
disable
disable
®
CC2420
Page 74 of 85