ISL98001CQZ-210 Intersil, ISL98001CQZ-210 Datasheet - Page 30
![IC TRPL VIDEO DIGITIZER 128-MQFP](/photos/7/6/70623/isl98001cqz-210_sml.jpg)
ISL98001CQZ-210
Manufacturer Part Number
ISL98001CQZ-210
Description
IC TRPL VIDEO DIGITIZER 128-MQFP
Manufacturer
Intersil
Type
Video Digitizerr
Datasheet
1.ISL98001IQZ-140.pdf
(31 pages)
Specifications of ISL98001CQZ-210
Applications
Digital TV, Displays, Digital KVM, Graphics Processing
Mounting Type
Surface Mount
Package / Case
128-MQFP, 128-PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISL98001CQZ-210
Manufacturer:
ICSI
Quantity:
1 025
Part Number:
ISL98001CQZ-210
Manufacturer:
INTERSIL
Quantity:
20 000
Signals from
the Host
SDA Bus
Signals from
the ISL98001
A7
D7
1
1
A6
D6
0
0
A5
S
A
R
T
T
D5
ISL98001 Serial Bus
0
ISL98001 Serial Bus
0
1 0 0 1 1 0 A 0
Serial Bus
Address
30
(Repeat if desired)
START Command
START Command
STOP Command
A4
D4
1
1
C
A
K
A3
a a a a a a a a
D3
1
1
FIGURE 13. CONFIGURATION REGISTER READ
Register
Address
0
A2
0
D2
A
C
K
(pin 48)
(pin 48)
R
E
S
A
R
T
T
A1
1 0 0 1 1 0 A 1
D1
A
A
Serial Bus
Address
ISL98001
R/W
A0
R/W
D0
0
1
A
C
K
d d d d d d d d
ISL98001 Serial Bus Address Write
This is the 7-bit address of the ISL98001 on the 2-wire bus. The
address is 0x4C if pin 48 is low, 0x4D if pin 48 is high. R/W = 0,
indicating next transaction will be a write.
Signals the beginning of serial I/O
ISL98001 Register Address Write
This sets the initial address of the ISL98001’s configuration
register for subsequent reading.
Ends the previous transaction and starts a new one
ISL98001 Serial Bus Address Write
This is the 7-bit address of the ISL98001 on the 2-wire bus. The
address is 0x4C if pin 48 is low, 0x4D if pin 48 is high. R/W = 1,
indicating next transaction(s) will be a read.
ISL98001 Register Data Read(s)
This is the data read from the ISL98001’s configuration register.
Note: The ISL98001’s Configuration Register’s address pointer
auto increments after each data read: repeat this step to read
multiple sequential bytes of data from the Configuration Register.
Signals the ending of serial I/O
Read*
Data
A
C
K
O
S
T
P
* The data read step may be repeated to read
from the ISL98001’s Configuration Register
sequentially, beginning at the Register
Address written in the two steps previous.
September 21, 2010
FN6148.5