73S1215F Maxim, 73S1215F Datasheet - Page 90

no-image

73S1215F

Manufacturer Part Number
73S1215F
Description
The Teridian 73S1215F is a self-contained SoC smart card reader IC that is an ideal solution for any USB-connected ISO 7816 design
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
73S1215F-44IM/F
Manufacturer:
Microchip
Quantity:
47
Part Number:
73S1215F-44IM/F
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
73S1215F-68IM/F
Manufacturer:
Maxim
Quantity:
240
This register is used to control the power up and power down of the integrated smart card interface. It is
used to determine whether to apply 5V, 3V, or 1.8V to the smart card. Perform the voltage selection with
one write operation, setting both VCCSEL.1 and VCCSEL.0 bits simultaneously. The VDDFLT bit (if
enabled) will provide an emergency deactivation of the internal smart card slot. See the
Detect Function
Smart Card V
90
MSB
VCCSEL.1 VCCSEL.0
VccCtl.7
VccCtl.6
VccCtl.5
VccCtl.4
VccCtl.3
VccCtl.2
VccCtl.1
VccCtl.0
Bit
CC
SCPWRDN
VCCSEL.1
VCCSEL.0
VDDFLT
Symbol
VCCOK
section for more detail.
RDYST
Control/Status Register (VccCtl): 0xFE03
Setting non-zero value for bits 7,6 will begin activation sequence with target
Vcc as given below:
State
1
2
3
4
A card event or VCCOK going low will initiate a deactivation sequence.
When the deactivation sequence for RST, CLK and I/O is complete, V
be turned off. When this type of deactivation occurs, the bits must be reset
before initiating another activation.
If this bit is set = 0, the CMDVCC3B and CMDVCC5B outputs are
immediately set = 1 to signal to the companion circuit to begin deactivation
when there is a VDD Fault event. If this bit is set = 1 and there is a VDD
Fault, the firmware should perform a deactivation sequence and then set
CMDVCC3B or CMDVCC5B = 1 to signal the companion circuit to set
VCC = 0.
If this bit is set = 1, the activation sequence will start when bit VCCOK is
set = 1. If not set, the deactivation sequence shall start when the VCCTMR
times out.
(Read only). Indicates that V
This bit controls the power down mode of the 73S1215F circuit.
1 = power down, 0 = normal operation.
VDDFLT
0
0
1
1
VCCSEL.1
Table 84: The VccCtl Register
RDYST
0
1
0
1
VCCSEL.0
VCCOK
CC
output voltage is stable.
Function
0x00
0V
1.8V
3.0V
5V
VCC
VDD Fault
SCPWRDN
Rev. 1.4
LSB
CC
will

Related parts for 73S1215F