73S1215F Maxim, 73S1215F Datasheet - Page 17

no-image

73S1215F

Manufacturer Part Number
73S1215F
Description
The Teridian 73S1215F is a self-contained SoC smart card reader IC that is an ideal solution for any USB-connected ISO 7816 design
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
73S1215F-44IM/F
Manufacturer:
Microchip
Quantity:
47
Part Number:
73S1215F-44IM/F
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
73S1215F-68IM/F
Manufacturer:
Maxim
Quantity:
240
DS_1215F_003
Register
FLSHCTL
TRIMPCtl
FUSECtl
SECReg
Rev. 1.4
Address
0xFFD1
0xFFD2
0xFFD7
0xB2
SFR
R/W
R/W
R/W
R/W
R/W
W
W
W
W
R
Bit 0 (FLSH_PWE): Program Write Enable:
0 – MOVX commands refer to XRAM Space, normal operation (default).
1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR.
This bit is automatically reset after each byte written to flash. Writes to
this bit are inhibited when interrupts are enabled.
Bit 1 (FLSH_MEEN): Mass Erase Enable:
0 – Mass Erase disabled (default).
1 – Mass Erase enabled.
Must be re-written for each new Mass Erase cycle.
Bit 6 (SECURE):
Enables security provisions that prevent external reading of flash
memory and CE program RAM. This bit is reset on chip reset and may
only be set. Attempts to write zero are ignored.
0xA6 value will cause the selected fuse to be blown. All other values
will stop the burning process.
0x54 value will set up for security fuse control. All other values are
reserved and should not be used.
Bit 7 (PARAMSEC):
0 – Normal operation.
1 – Enable permanent programming of the security fuses.
Bit 5 (SECPIN):
Indicates the state of the SEC pin. The SEC pin is held low by a pull-
down resistor. The user can force this pin high during boot sequence
time to indicate to firmware that sec mode 1 is desired.
Bit 1 (SECSET1):
See the Program Security section.
Bit 0 (SECSET0):
See the Program Security section.
Table 5: Program Security Registers
Description
73S1215F Data Sheet
17

Related parts for 73S1215F