STR912FAZ47 STMicroelectronics, STR912FAZ47 Datasheet - Page 56

• Manufacturer Part Number: STR912FAZ47
• Description: ARM966E-S™ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
• Manufacturer: STMicroelectronics

Specifications of STR912FAZ47

• Arm966e-s Risc Core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories (SRAM and Flash)

Memory mapping
6.5
56/102
If the main Flash contents are incorrect, the CPU, while executing code from the secondary
Flash, can download new data from any STR91xFA communication channel and program
into primary Flash memory. Application code then starts after the new contents of primary
Flash are verified.
STR91xFA memory map
The memory map is shown in
●
●
●
●
Either of the two Flash memories may be placed at CPU boot address 0x0000.0000.
By default, the primary Flash memory is in boot position starting at CPU address
0x0000.0000 and the secondary Flash memory may be placed at a higher address
following the end of the primary Flash memory. This default option may be changed
using the STR91xx device configuration software, placing the secondary Flash memory
at CPU boot location 0x0000.0000, and then the primary Flash memory may be placed
at a higher address.
The local SRAM (64KB or 96KB) is aliased in three address windows. A) At
0x0400.0000 the SRAM is accessible through the CPU’s D-TCM, at 0x4000.0000 the
SRAM is accessible through the CPU’s AHB in buffered accesses, and at 0x5000.0000
the SRAM is accessible through the CPU’s AHB in non-buffered accesses. An AHB bus
master other than the CPU can access SRAM in all three aliased windows, but these
accesses are always non-buffered. The CPU is the only AHB master that can
performed buffered writes.
APB peripherals reside in two AHB-to-APB peripheral bridge address windows, APB0
and APB1. These peripherals are accessible with buffered AHB access if the CPU
addresses them in the address range of 0x4800.0000 to 0x4FFF.FFFF, and non-
buffered access in the address range of 0x5800.0000 to 0x5FFF.FFFF.
Individual peripherals on the APB are accessed at the listed address offset plus the
base address of the appropriate AHB-to-APB bridge.
Figure 9: STR91xFA memory map on page
Doc ID 13495 Rev 6
57:
STR91xFAxxx