ST92150JDV1QAuto STMicroelectronics, ST92150JDV1QAuto Datasheet - Page 89

• Manufacturer Part Number: ST92150JDV1QAuto
• Description: 8/16-bit single voltage Flash MCU family with RAM, E3 TM(emulated EEPROM), CAN 2.0B and J1850 BLPD
• Manufacturer: STMicroelectronics

Specifications of ST92150JDV1QAuto

• Internal Memory: Single Voltage FLASH up to 256 Kbytes, RAM up to 8Kbytes, 1K byte E3 TM (Emulated EEPROM)
• Minimum Instruction Time: 83 ns (24 MHz int. clock)

(Dec)
Page
53
54
55
57
60
Mailbox 2
WUIMU
CAN0*
CAN0*
RCCU
Block
Filters
STD
INT
Tx
CAN 0 / CAN 1” on
R240
R241
R242
R243
R244
R245
R246
R247
R248
R249
R250
R251
R252
R253
R254
R255
R240
R241
R242
R246
R249
R250
R251
R252
R253
R254
R255
R245
R246
R247
R248
R249
R250
R251
R252
R253
R254
R255
Reg.
“Page Mapping for
No.
page 357
CLK_FLAG
SIFLAGRL
SFLAGRH
PLLCONF
WUCTRL
Register
WUMRH
CLKCTL
WUMRL
WUTRH
WUPRH
WUPRL
SIPLRH
MDAR0
MDAR1
MDAR2
MDAR3
MDAR4
MDAR5
MDAR6
MDAR7
MTSHR
WUTRL
MTSLR
VRCTR
SIPLRL
MIDR0
MIDR1
MIDR2
MIDR3
SIMRH
SIMRL
SITRH
SIPRH
MCSR
SIPRL
MDLC
SITRL
Name
SIVR
Interrupt Pending Register Low (Ch. E to H)
Interrupt Pending Register High (Ch. I to L)
Interrupt Trigger Register Low (Ch. E to H)
Interrupt Priority Register Low (Ch. E to H)
Interrupt Trigger Register High (Ch. I to L)
Interrupt Priority Register High (Ch. I to L)
Interrupt Mask Register Low (Ch. E to H)
Interrupt Mask Register High (Ch. I to L)
Interrupt Flag Register Low (Ch. E to H)
Interrupt Flag Register High (Ch. I to L)
Mailbox Data Length Control Register
Interrupt Vector Register (Ch. E to L)
Voltage Regulator Control Register
Mailbox Time Stamp High Register
Mailbox Time Stamp Low Register
Wake-Up Pending Register High
Wake-Up Pending Register Low
Mailbox Control Status Register
ST92124xxx-Auto/150xxxxx-Auto/250xxxx-Auto
Wake-Up Trigger Register High
Wake-Up Trigger Register Low
Wake-Up Mask Register High
Wake-Up Mask Register Low
Mailbox Identifier Register 0
Mailbox Identifier Register 1
Mailbox Identifier Register 2
Mailbox Identifier Register 3
PLL Configuration Register
Wake-Up Control Register
Mailbox Data Register 0
Mailbox Data Register 1
Mailbox Data Register 2
Mailbox Data Register 3
Mailbox Data Register 4
Mailbox Data Register 5
Mailbox Data Register 6
Mailbox Data Register 7
Clock Control Register
Acceptance Filters 7:0
Clock Flag Register
Filter Configuration
(5 register pages)
Description
64,48, 28
Reset
Value
or 08
Hex.
FF
FF
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
xE
00
00
xx
xx
xx
xx
xx
xx
xx
xx
xx
xx
xx
xx
xx
xx
xx
0x
xx
Page
Doc.
89/430
350
352
351
351
351
351
352
352
352
352
352
352
352
352
352
352
134
134
135
135
118
119
119
120
120
120
120
109
109
109
109
109
109
110
110
110
111
111
9