STM32F100ZD STMicroelectronics, STM32F100ZD Datasheet - Page 86
STM32F100ZD
Manufacturer Part Number
STM32F100ZD
Description
Mainstream Value line, ARM Cortex-M3 MCU with 384 Kbytes Flash, 24 MHz CPU, motor control and CEC functions
Manufacturer
STMicroelectronics
Datasheet
1.STM32F100ZC.pdf
(97 pages)
Specifications of STM32F100ZD
Peripherals Supported
timers, ADC, SPIs, I2Cs, USARTs and DACs
Conversion Range
0 to 3.6 V
One 16-bit, 6-channel Advanced-control Timer
up to 6 channels for PWM output, dead time generation and emergency stop
Systick Timer
24-bit downcounter
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F100ZDT6B
Manufacturer:
STMicroelectronics
Quantity:
100
Company:
Part Number:
STM32F100ZDT6B
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100ZDT6B
Manufacturer:
ST
Quantity:
20 000
Electrical characteristics
Table 55.
1. Preliminary values.
Figure 37. 12-bit buffered /non-buffered DAC
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
86/97
Offset
Gain
error
t
Update
rate
t
PSRR+
SETTLING
WAKEUP
Symbol
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.
(1)
(1)
(1)
(1)
(1)
(1)
DAC characteristics (continued)
Offset error
(difference between measured value
at Code (0x800) and the ideal value =
V
Gain error
Settling time (full scale: for a 10-bit
input code transition between the
lowest and the highest input codes
when DAC_OUT reaches final value
±1LSB
Max frequency for a correct
DAC_OUT change when small
variation in the input code (from code i
to i+1LSB)
Wakeup time from off state (Setting
the ENx bit in the DAC Control
register)
Power supply rejection ratio (to V
(static DC measurement
REF+
/2)
Parameter
Buffered/Non-buffered DAC
12-bit
digital to
analog
converter
DDA
Doc ID 15081 Rev 5
Buffer(1)
)
Min
3
6.5
–67
Typ
DACx_OUT
STM32F100xC, STM32F100xD, STM32F100xE
±10
±3
±12
±0.5
4
1
10
–40
Max
(1)
C
R
mV
µs
MS/s C
µs
LSB
LSB
%
dB
Unit
LOAD
LOAD
Given for the DAC in 12-bit
configuration
Given for the DAC in 10-bit at
V
Given for the DAC in 12-bit at
V
Given for the DAC in 12-bit
configuration
C
C
input code between lowest and
highest possible ones.
No R
REF+
REF+
LOAD
LOAD
LOAD
LOAD
= 3.6 V
= 3.6 V
≤ 50 pF, R
≤ 50 pF, R
≤ 50 pF, R
ai17157
, C
Comments
LOAD
LOAD
LOAD
LOAD
= 50 pF
≥ 5 kΩ
≥ 5 kΩ
≥ 5 kΩ