STM32F100ZD STMicroelectronics, STM32F100ZD Datasheet - Page 58
STM32F100ZD
Manufacturer Part Number
STM32F100ZD
Description
Mainstream Value line, ARM Cortex-M3 MCU with 384 Kbytes Flash, 24 MHz CPU, motor control and CEC functions
Manufacturer
STMicroelectronics
Datasheet
1.STM32F100ZC.pdf
(97 pages)
Specifications of STM32F100ZD
Peripherals Supported
timers, ADC, SPIs, I2Cs, USARTs and DACs
Conversion Range
0 to 3.6 V
One 16-bit, 6-channel Advanced-control Timer
up to 6 channels for PWM output, dead time generation and emergency stop
Systick Timer
24-bit downcounter
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F100ZDT6B
Manufacturer:
STMicroelectronics
Quantity:
100
Company:
Part Number:
STM32F100ZDT6B
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100ZDT6B
Manufacturer:
ST
Quantity:
20 000
Electrical characteristics
58/97
Figure 17. Asynchronous multiplexed PSRAM/NOR read waveforms
Table 32.
1. C
2. Preliminary values.
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
w(NE)
v(NOE_NE)
w(NOE)
h(NE_NOE)
v(A_NE)
v(NADV_NE)
w(NADV)
h(AD_NADV)
h(A_NOE)
h(BL_NOE)
v(BL_NE)
su(Data_NE)
su(Data_NOE)
h(Data_NE)
h(Data_NOE)
Symbol
L
= 15 pF.
FSMC_NBL[1:0]
FSMC_ AD[15:0]
FSMC_A[25:16]
FSMC_NADV
Asynchronous multiplexed PSRAM/NOR read timings
FSMC_NWE
FSMC_NOE
FSMC_NE low time
FSMC_NEx low to FSMC_NOE low
FSMC_NOE low time
FSMC_NOE high to FSMC_NE high hold time
FSMC_NEx low to FSMC_A valid
FSMC_NEx low to FSMC_NADV low
FSMC_NADV low time
FSMC_AD (address) valid hold time after
FSMC_NADV high
Address hold time after FSMC_NOE high
FSMC_BL hold time after FSMC_NOE high
FSMC_NEx low to FSMC_BL valid
Data to FSMC_NEx high setup time
Data to FSMC_NOE high setup time
Data hold time after FSMC_NEx high
Data hold time after FSMC_NOE high
FSMC_NE
Parameter
Doc ID 15081 Rev 5
t
t
t
v(NADV_NE)
v(A_NE)
v(A_NE)
t
t
t
v(NOE_NE)
v(BL_NE)
w(NADV)
Address
STM32F100xC, STM32F100xD, STM32F100xE
Address
t
h(AD_NADV)
t
w(NE)
NBL
t
su(Data_NOE)
t
t
7T
3T
4T
–1
3
T
T
T
0
2T
2T
0
0
w(NOE)
su(Data_NE)
Data
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
t
h(NE_NOE)
Min
t
h(BL_NOE)
t
h(A_NOE)
–1.5
– 2
– 0.5 3T
– 1
+ 24
+ 25
(1)(2)
7T
4T
0
5
T
0
HCLK
HCLK
HCLK
HCLK
Max
t
h(Data_NOE)
t
+ 1.5
h(Data_NE)
+ 2
+ 1.5
+ 2
ai14892b
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit