STM32F205VB STMicroelectronics, STM32F205VB Datasheet - Page 107
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F205VB
Manufacturer Part Number
STM32F205VB
Description
High-performance ARM Cortex-M3 MCU with 128 Kbytes Flash, 120 MHz CPU, ART Accelerator
Manufacturer
STMicroelectronics
Datasheet
1.STM32F205VE.pdf
(170 pages)
Specifications of STM32F205VB
10/100 Ethernet Mac With Dedicated Dma
supports IEEE 1588v2 hardware, MII/RMII
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F205VB
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM32F205VBT6
Manufacturer:
STMicroelectronics
Quantity:
500
Company:
Part Number:
STM32F205VBT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F205VBT6
Manufacturer:
ST
Quantity:
20 000
STM32F205xx, STM32F207xx
Table 52.
1. TBD stands for “to be defined”.
2. Based on design simulation and/or characterization results, not tested in production.
3. Depends on f
f
1/t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CK
r(CK)
f(CK)
v(WS)
h(WS)
su(WS)
h(WS)
w(CKH)
w(CKL)
su(SD_MR)
su(SD_SR)
h(SD_MR)
h(SD_SR)
h(SD_MR)
h(SD_SR)
v(SD_ST)
h(SD_ST)
v(SD_MT)
h(SD_MT)
c(CK)
Symbol
(2)
(2)
(2)
(2)
(2)
(2)
(2)(3)
(2)(3)
(2)
(2)(3)
(2)
(2)(3)
(2)
(2)
(2)
(2)
I
2
PCLK
S characteristics
I
I
WS valid time
WS hold time
WS setup time
WS hold time
CK high and low time
Data input setup time
Data input hold time
Data input hold time
Data output valid time
Data output hold time
Data output valid time
Data output hold time
2
2
S clock frequency
S clock rise and fall time
. For example, if f
Parameter
Doc ID 15818 Rev 8
PCLK
(1)
=8 MHz, then T
Master
Slave
capacitive load C
pF
Master
Master
Slave
Slave
Master f
presc = 7
Master receiver
Slave receiver
Master receiver
Slave receiver
Master f
Slave f
Slave transmitter (after
enable edge)
f
Slave transmitter (after
enable edge)
Master transmitter (after
enable edge)
f
Master transmitter (after
enable edge)
PCLK
PCLK
= 120 MHz
= 120 MHz
PCLK
Conditions
PCLK
PCLK
PCLK
= 1/f
=120 MHz
= 120 MHz,
= 120 MHz,
PLCLK
L
= 50
=125 ns.
Electrical characteristics
Min
1.23
0.3
396
45
13
13
10
0
3
0
0
0
0
0
-
-
-
-
4
0
Max
1.24
TBD
TBD
12
12
-
-
-
-
-
-
-
-
-
4
6
-
107/170
MHz
Unit
ns