BU9253AS Rohm Semiconductor, BU9253AS Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/5/572/rohm_semiconductor_sml.jpg)
BU9253AS
Manufacturer Part Number
BU9253AS
Description
IC KARAOKE ECHO SGL CHIP SDIP18
Manufacturer
Rohm Semiconductor
Type
Echo ICr
Datasheet
1.BU9253AS.pdf
(17 pages)
Specifications of BU9253AS
Applications
Karaoke
Mounting Type
Through Hole
Package / Case
18-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
BU9253AS
Manufacturer:
ROHM/罗姆
Quantity:
20 000
●Pin description, Block diagram, Application circuit
・Description of terminal
No.
10
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
11
1
2
3
4
5
6
7
8
9
<BU9262AFS>
・Application circuit
TESTOUT
DSOUT
RCOUT
LCOUT
FBOUT
Symbol
LPF1I1
LPF1I2
LPF2I1
LPF2I2
TESTB
LPF1O
LPF2O
MICIN
CLKO
VREF
MIXIN
VOIN
DSIG
RCIN
LCIN
CLKI
ADO
GND
DAO
VCC
SCK
SLT
ADI
DAI
NC
NC
SI
Not connected
Test negative logic input pin (normally “H” input)
Serial clock input
Serial latch input
Serial data input
Oscillation output pin
Oscillation input pin
Not connected
Delay source output
Test output pin (normally “L” output)
LPF capacitor external pin
ADC capacitor connection pin
GND pin
DAC capacitor connection pin
LPF capacitor external pin
Delay signal / volume input pin
Delay signal output
Analog reference voltage
Rch output
Lch output
Feedback signal output
Rch input
Lch input
Power source pin
Microphone input (microphone amplifier output connected)
Mix signal input
SERIAL CLOCK
SERIAL LATCH
SERIAL DATA
0.01u
1u NP
2200p
2MHz
0.01u
R
R
Function
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
Test output
テスト出力
コントロール
Serial
control
circuit
Clock
Test mode negative logic input
テストモード 負論理入力
シリアル
クロック
ADC
回路
LPF
Fig.30 Application circuit
8/16
Processing
FBVOL
RAM
処理
+
Input mixer
selector
Output
mixing
入力ミキサ
ミキシング
DLYVOL
セレクタ
出力
Reference
voltage
基準電圧
DAC
LPF
T E S T O U
TESTOUT
D S O U T
T E S T B
LP F1I1
LP F1I2
LP F1O
・Pin assignment
C LK O
・Block diagram
C LK I
G N D
S C K
AD O
S LT
+
AD I
N C
N C
S I
+
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Test mode output
テストモード出力
+
+
+
+
+
+
0.01u
Serial
control
circuit
コントロール
Test mode negative logic input
Clock
テストモード 負論理入力
シリアル
クロック
回路
ADC
LPF
1u
1u
1u
0.33u
2.2u
2.2u
2.2u
0.1u
2200p
Control
コントロール
+
R 1M
+
Fig.28 Block diagram
Fig.29 Pin assignment
0.01u
47u
47u
0.1u
Processing
FBVOL
RAM
処理
Rch OUT
Lch OUT
+
MIC IN
Rch IN
Lch IN
DSIG
Input mixer
selector
Output
mixing
入力ミキサ
ミキシング
セレクタ
DLYVOL
出力
Reference
voltage
基準電圧
DAC
LPF
Reset
リセット
+
+
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
M IX IN
M IC IN
VC C
LC IN
R C IN
FB O U T
LC O U T
R C O U T
VR E F
D S IG
VO IN
LP F2O
LP F2I2
LP F2I1
D AO
D AI