ADM1066 Analog Devices, ADM1066 Datasheet
ADM1066
Specifications of ADM1066
Available stocks
Related parts for ADM1066
ADM1066 Summary of contents
Page 1
... The ADM1066 Super Sequencer® configurable supervisory/ sequencing device that offers a single-chip solution for supply monitoring and sequencing in multiple-supply systems. In addition to these functions, the ADM1066 integrates a 12-bit ADC and six 8-bit voltage output DACs. These circuits can be used to implement a closed-loop margining system that enables supply adjustment by altering either the feedback node or reference of a dc-to-dc converter using the DAC outputs ...
Page 2
... Open-Loop Supply Margining ................................................. 22 Closed-Loop Supply Margining ............................................... 22 Writing to the DACs .................................................................. 23 Choosing the Size of the Attenuation Resistor....................... 23 DAC Limiting and Other Safety Features ............................... 23 Applications Diagram .................................................................... 24 Communicating with the ADM1066........................................... 25 Configuration Download at Power-Up................................... 25 Updating the Configuration ..................................................... 25 Updating the Sequencing Engine............................................. 26 Internal Registers........................................................................ 26 EEPROM ..................................................................................... 26 Serial Bus Interface..................................................................... 26 SMBus Protocols for RAM and EEPROM ...
Page 3
... Changes to Serial Bus Timing Parameter in Table 1 ....................5 Changes to Figure 3...........................................................................9 Added Exposed Pad Notation to Outline Dimensions ..............31 Changes to Ordering Guide...........................................................31 5/08—Rev Rev. D Changes to Powering the ADM1066 Section ..............................14 Changes to Table 5 ..........................................................................15 Changes to Default Output Configuration Section....................17 Changes to Sequence Detector Section ........................................19 Changes to Configuration Download at Power-Up Section .....25 Changes to Table 11 ...
Page 4
... The device is controlled via configuration data that can be programmed into an EEPROM. The entire configuration can be programmed using an intuitive GUI-based software package provided by Analog Devices, Inc. REFIN REFOUT AUX2 AUX1 REFGND ADM1066 VREF 12-BIT SAR ADC GPI SIGNAL CONDITIONING SFD GPI SIGNAL CONDITIONING ...
Page 5
... VPx and VH input signals are attenuated depending on the selected range; a signal at the pin corresponding to the selected range is from 0.573 V to 1.375 V at the ADC input 2.048 V 12 Bits ±2.5 LSB Endpoint corrected, V ±0. 2.048 V REFIN Rev Page ADM1066 = 2.048 V REFIN ...
Page 6
... ADM1066 Parameter Min Conversion Time Offset Error Input Noise AUX1, AUX2 Input Impedance 1 BUFFERED VOLTAGE OUTPUT DACs Resolution Code 0x7F Output Voltage Range 1 0.592 Range 2 0.796 Range 3 0.996 Range 4 1.246 Output Voltage Range LSB Step Size INL DNL Gain Error Maximum Load Current (Source) ...
Page 7
... Maximum V IN μ 5 μ μA VDDCAP = 4. 0 −3.0 mA OUT 400 kHz μs μs μs μs μs μs 300 ns 300 μ μs Rev Page ADM1066 = 5 5 25°C, if known logic state is required A ...
Page 8
... ADM1066 ABSOLUTE MAXIMUM RATINGS Table 2. Parameter Voltage on VH Pin Voltage on VPx Pins Voltage on VXx Pins Voltage on AUX1, AUX2 Pins Voltage on A0, A1 Pins Voltage on REFIN, REFOUT Pins Voltage on VDDCAP, VCCP Pins Voltage on DACx Pins Voltage on PDOx Pins Voltage on SDA, SCL Pins Voltage on GND, AGND, PDOGND, REFGND Pins ...
Page 9
... INDICATOR VX2 3 VX3 4 VX4 5 ADM1066 VX5 6 TOP VIEW VP1 7 (Not to Scale) VP2 8 VP3 9 VP4 CONNECT Figure 4. TQFP Pin Configuration ADM1066 NC 36 PDO1 35 PDO2 34 PDO3 33 PDO4 32 PDO5 31 PDO6 30 PDO7 29 PDO8 28 PDO9 27 PDO10 ...
Page 10
... ADM1066 Pin No. 1 Mnemonic LFCSP TQFP 37, 38 44, 45 AUX2, AUX VDDCAP GND 1 The LFCSP has an exposed pad on the bottom. This pad connect (NC). If possible, this pad should be soldered to the board for improved mechanical stability typical application, all ground pins are connected together. ...
Page 11
... VP1 Figure 8. I vs. V (VP1 Not as Supply) VP1 VP1 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0 (V) VH Figure 9. I vs. V (VH as Supply 350 300 250 200 150 100 (V) VH Figure 10. I vs. V (VH Not as Supply ADM1066 ...
Page 12
... ADM1066 2.5 5.0 7.5 I (µA) LOAD Figure 11. Charge-Pumped V (FET Drive Mode) vs. I PDO1 5.0 4.5 4.0 3.5 3.0 2.5 VP1 = 3V 2.0 1.5 1.0 0 (mA) LOAD Figure 12. V (Strong Pull-Up to VPx) vs. I PDO1 4.5 4.0 3.5 VP1 = 5V 3.0 2.5 VP1 = 3V 2.0 1.5 1.0 0 (µA) LOAD Figure 13. V (Weak Pull-Up to VPx) vs. I PDO1 10 ...
Page 13
... VP1 = 4.75V 0.999 0.998 0.997 0.996 0.995 –40 – TEMPERATURE (°C) Figure 19. DAC Output vs. Temperature 2.058 2.053 VP1 = 3.0V 2.048 VP1 = 4.75V 2.043 2.038 –40 – TEMPERATURE (°C) Figure 20. REFOUT vs. Temperature ADM1066 VP1 = 3.0V 80 100 80 100 ...
Page 14
... A supply comparator chooses the highest input to provide the on-chip supply. There is minimal switching loss with this architecture (~0.2 V), resulting in the ability to power the ADM1066 from a supply as low as 3.0 V. Note that the supply on the VXx pins cannot be used to power the device. An external capacitor to GND is required to decouple the on-chip supply from noise ...
Page 15
... Table 6 shows the details of each input. PROGRAMMING THE SUPPLY FAULT DETECTORS The ADM1066 can have SFDs on its 10 input channels. These highly programmable reset generators enable the supervision supply voltages. The supplies can be as low as 0.573 V and as high as 14 ...
Page 16
... VXx input pins on the ADM1066 have dual functionality. The second function digital logic input to the device. Therefore, the ADM1066 can be configured for up to five digital inputs. These inputs are TTL-/CMOS-compatible. Standard logic signals can be applied to the pins: RESET from reset generators, PWRGD signals, fault flags, manual resets, and others ...
Page 17
... All of the internal registers in an unprogrammed ADM1066 device from the factory are set to 0. Because of this, the PDOx pins are pulled to GND by a weak (20 kΩ) on-chip pull-down resistor. As the input supply to the ADM1066 ramps up on VPx or VH, all PDOx pins behave as follows: • ...
Page 18
... If VP2 is not okay State DIS3V3. PWRGD If VX1 is high State DIS2V5. MONITOR FAULT The ADM1066 offers state definitions. The signals monitored to indicate the status of the input pins are the outputs of the SFDs. WARNINGS The SE also monitors warnings. These warnings can be ...
Page 19
... STATES EN3V3 10ms VP1 = 0 VP2 = 1 EN2V5 DIS3V3 20ms (VP1 + VP2 VX1 = 1 VP3 = 1 PWRGD DIS2V5 VP2 = 0 (VP1 + VP2 + VP3 VX1 = 1 VX1 = 1 FSEL1 (VP1 + VP2 VP3 = 0 FSEL2 VP2 = 0 Figure 28. Sample Application Flow Diagram DIS2V5 PWRGD FSEL1 ADM1066 FSEL2 ...
Page 20
... FAULT The ADM1066 also has a number of status registers. These include more detailed information, such as whether an undervoltage or overvoltage fault is present on a particular input. The status registers also include information on ADC limit faults. Note that the data in the status registers is not latched in any way and, therefore, is subject to change at any time ...
Page 21
... The maximum setting for the REFIN pin is 2.048 V. SUPPLY SUPERVISION WITH THE ADC In addition to the readback capability, another level of supervision is provided by the on-chip 12-bit ADC. The ADM1066 has limit registers with which the user can program a maximum or minimum allowable threshold. Exceeding the threshold generates DIGITIZED ...
Page 22
... Figure 33). The voltage on the rail to be margined can be read back to accurately margin the rail to the target voltage. The ADM1066 incorporates all the circuits required to do this, with the 12-bit successive approximation ADC used to read back the level of the supervised voltages, and ...
Page 23
... DACx R2 PCB GND TRACE NOISE DECOUPLING CAPACITOR Figure 33. Closed-Loop Margining System Using the ADM1066 Therefore, a direct relationship exists between the extra voltage drop across R1 during margining and the voltage drop across R3. This relationship is given by the following equation: ΔV where: Δ V OUT V is the voltage at the feedback node of the dc-to-dc converter ...
Page 24
... IN 5V OUT 3V OUT 3.3V OUT 2.5V OUT 1.8V OUT 1.2V OUT 0.9V OUT POWRON RESET *ONLY ONE MARGINING CIRCUIT SHOWN FOR CLARITY. DAC1 TO DAC6 ALLOW MARGINING FOR UP TO SIX VOLTAGE RAILS. VH ADM1066 VP1 PDO1 VP2 PDO2 VP3 VP4 VX1 PDO3 VX2 PDO4 VX3 PDO5 PWRGD PDO6 ...
Page 25
... EEPROM contents to the RAM again, as described in Option 3, restoring the ADM1066 to its original configuration. The topology of the ADM1066 makes this type of operation possible ...
Page 26
... Therefore, access to the ADM1066 is restricted until the download is complete. Identifying the ADM1066 on the SMBus The ADM1066 has a 7-bit serial bus slave address (see Table 11). The device is powered up with a default serial bus address. The five MSBs of the address are set to 01101; the two LSBs are determined by the logical states of Pin A1 and Pin A0 ...
Page 27
... SLAVE FRAME 1 COMMAND CODE ACK. BY SLAVE FRAME 3 DATA BYTE Figure 36. General SMBus Write Timing Diagram Rev Page ACK. BY SLAVE FRAME STOP ACK SLAVE FRAME N MASTER DATA BYTE ADM1066 ...
Page 28
... The ADM1066 uses the following SMBus write protocols. Send Byte In a send byte operation, the master device sends a single command byte to a slave device, as follows the ADM1066, the send byte protocol is used for two purposes: • • Rev Page ACK ...
Page 29
... In a block write operation, the master device writes a block of data to a slave device. The start address for a block write must have been set previously. In the ADM1066, a send byte opera- tion sets a RAM address, and a write byte/word operation sets an EEPROM address, as follows: 1 ...
Page 30
... ADM1066 is correct. The PEC byte is an optional byte sent after the last data byte has been written to or read from the ADM1066. The protocol is the same as a block read for Step 1 to Step 12 and then proceeds as follows: 13 ...
Page 31
... Temperature Range ADM1066ACPZ −40°C to +85°C ADM1066ACPZ-REEL −40°C to +85°C ADM1066ACPZ-REEL7 −40°C to +85°C ADM1066ASUZ −40°C to +85°C ADM1066ASUZ-REEL −40°C to +85°C ADM1066ASUZ-REEL7 −40°C to +85°C EVAL-ADM1066TQEBZ RoHS Compliant Part. 6.00 BSC SQ 0.60 MAX 0.50 TOP BSC 5 ...
Page 32
... ADM1066 NOTES ©2004–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04609-0-6/11(E) Rev Page ...