AD9861 Analog Devices, AD9861 Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9861
Manufacturer Part Number
AD9861
Description
Manufacturer
Analog Devices
Datasheet
1.AD9861.pdf
(52 pages)
Specifications of AD9861
Resolution (bits)
10bit
# Chan
2
Sample Rate
80MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
2 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9861BCP
Manufacturer:
ADI
Quantity:
296
Company:
Part Number:
AD9861BCP-50
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD9861BCP-50
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9861BCP-80
Manufacturer:
ADI
Quantity:
300
Part Number:
AD9861BCPZ-50
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9861BCPZ-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9861BCPZRL-50
Manufacturer:
AD
Quantity:
13 821
TERMINOLOGY
Input Bandwidth
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay
The delay between the 50% point of the rising edge of the
CLKIN signal and the instant at which the analog input is
actually sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Crosstalk
Coupling onto one channel being driven by a –0.5 dBFS signal
when the adjacent interfering channel is driven by a full-scale
signal.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a single pin
and subtracting the voltage from the other pin, which is 180°
out of phase. Peak-to-peak differential is computed by rotating
the input phase 180° and taking the peak measurement again.
Then the difference is computed between both peak
measurements.
Differential Nonlinearity
The deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits (ENOB)
The effective number of bits is calculated from the measured
SNR based on the following equation:
Pulse Width/Duty Cycle
Pulse width high is the minimum amount of time that a signal
should be left in the logic high state to achieve rated perform-
ance; pulse width low is the minimum time a signal should be
left in the low state, logic low.
Full-Scale Input Power
Expressed in dBm, full-scale input power is computed using the
following equation:
Gain Error
Gain error is the difference between the measured and ideal
full-scale input voltage range of the ADC.
Power
ENOB
FULLSCALE
=
SNR
=
MEASURED
10
log
. 6
02
⎛
⎜
⎜
⎝
V
−
FULLSCALE
2
. 1
76
dB
. 0
−
001
RMS
Z
INPUT
⎞
⎟
⎟
⎠
Rev. 0 | Page 21 of 52
Harmonic Distortion, Second
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Harmonic Distortion, Third
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of an LSB using a “best straight line”
determined by a least square curve fit.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Output Propagation Delay
The delay between a differential crossing of CLK+ and CLK −
and the time when all output data bits are within valid logic
levels.
Power Supply Rejection Ratio
The ratio of a change in input offset voltage to a change in
power supply voltage.
Signal-to-Noise and Distortion (SINAD)
The ratio of the rms signal amplitude (set 1 dB below full-scale)
to the rms value of the sum of all other spectral components,
including harmonics, but excluding dc.
Signal-to-Noise Ratio (without Harmonics)
The ratio of the rms signal amplitude (set at 1 dB below full
scale) to the rms value of the sum of all other spectral
components, excluding the first five harmonics and dc.
Spurious-Free Dynamic Range (SFDR)
The ratio of the rms signal amplitude to the rms value of the
peak spurious spectral component. The peak spurious
component may or may not be a harmonic. It also may be
reported in dBc (i.e., degrades as signal level is lowered) or
dBFS (i.e., always related back to converter full scale). SFDR
does not include harmonic distortion components.
Worst Other Spur
The ratio of the rms signal amplitude to the rms value of the
worst spurious component (excluding the second and third
harmonics) reported in dBc.
AD9861