AD7686 Analog Devices, AD7686 Datasheet - Page 5

no-image

AD7686

Manufacturer Part Number
AD7686
Description
Manufacturer
Analog Devices
Datasheet

Specifications of AD7686

Resolution (bits)
16bit
# Chan
1
Sample Rate
500kSPS
Interface
Ser,SPI
Analog Input Type
Diff-Uni
Ain Range
(Vref) p-p
Adc Architecture
SAR
Pkg Type
CSP,SOIC,SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7686BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7686BRM
Manufacturer:
AD
Quantity:
8
Part Number:
AD7686BRMZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7686BRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7686BRMZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7686BRMZ-RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7686BRMZRL7
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7686BRMZRL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7686CRMZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7686CRMZRL7
Manufacturer:
ADI
Quantity:
1 000
TIMING SPECIFICATIONS
−40°C to +85°C, VDD = 4.5 V to 5.5 V, VIO = 2.3 V to 5.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated.
See Figure 3 and Figure 4 for load conditions.
Table 4.
Parameter
Conversion Time: CNV Rising Edge to Data Available
Acquisition Time
Time Between Conversions
CNV Pulse Width ( CS Mode)
SCK Period (CS Mode)
SCK Period (Chain Mode)
SCK Low Time
SCK High Time
SCK Falling Edge to Data Remains Valid
SCK Falling Edge to Data Valid Delay
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
SDI Valid Setup Time from CNV Rising Edge (CS Mode)
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
SDI High to SDO High (Chain Mode with Busy Indicator)
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
VIO Above 4.5 V
VIO Above 2.7 V
VIO Above 2.3 V
VIO Above 4.5 V
VIO Above 2.3 V
Figure 3. Load Circuit for Digital Interface Timing
TO SDO
50pF
C
L
500µA
500µA
I
I
OL
OH
1.4V
Rev. B | Page 5 of 28
30% VIO
1
2
2V IF VIO ABOVE 2.5V, VIO – 0.5V IF VIO BELOW 2.5V.
0.8V IF VIO ABOVE 2.5V, 0.5V IF VIO BELOW 2.5V.
t
DELAY
Figure 4. Voltage Levels for Timing
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
2V OR VIO – 0.5V
0.8V OR 0.5V
CONV
ACQ
CYC
CNVH
SCK
SCK
SCKL
SCKH
HSDO
DSDO
EN
DIS
SSDICNV
HSDICNV
SSCKCNV
HSCKCNV
SSDISCK
HSDISCK
DSDOSDI
2
Min
0.5
400
2
10
15
17
18
19
20
7
7
5
15
0
5
5
3
4
1
70% VIO
Typ
t
DELAY
2V OR VIO – 0.5V
0.8V OR 0.5V
Max
1.6
14
16
17
15
18
22
15
26
15
25
AD7686
2
1
Unit
μs
ns
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for AD7686