AD7762 Analog Devices, AD7762 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7762
Manufacturer Part Number
AD7762
Description
Parallel Interface, 625 kSPS, 24-Bit Sigma-Delta A/D Converter
Manufacturer
Analog Devices
Datasheet
1.AD7762.pdf
(28 pages)
Specifications of AD7762
Resolution (bits)
24bit
# Chan
1
Sample Rate
40MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
(1.6Vref) p-p,4 V p-p,6.5 V p-p
Adc Architecture
Sigma-Delta
Pkg Type
QFP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7762BSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7762BSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7762BSVZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD7762
Pin No.
30
17
45 to 52,
54 to 61
37
3
2
36
39
38
40
Mnemonic
DECAPB
R
DB15 to DB8
DB7 to DB0
RESET
MCLK
MCLKGND
SYNC
RD/WR
DRDY
CS
BIAS
Description
Decoupling Pin. A 33 pF capacitor must be inserted between this pin and AGND3.
Bias Current Setting Pin. A resistor must be inserted between this pin and AGND1. For more details, see
the Bias Resistor Selection section.
16-Bit Bidirectional Data Bus. These are three-state pins that are controlled by the CS pin and the RD/WR
pin. The operating voltage for these pins is determined by the V
section for more details.
A falling edge on this pin resets all internal digital circuitry and powers down the part. Holding this pin
low keeps the AD7762 in a reset state.
Master Clock Input. A low jitter digital clock must be applied to this pin. The output data rate depends
on the frequency of this clock. See the section Clocking the AD7762 for more details.
Master Clock Ground Sensing Pin.
Synchronization Input. A falling edge on this pin resets the internal filter. This can be used to
synchronize multiple devices in a system.
Read/Write Input. This pin, in conjunction with the chip select pin, is used to read and write data to and
from the AD7762. If this pin is low when CS is low, a read takes place. If this pin is high and CS is low, a
write occurs. See the AD7762 Interface section for more details.
Data Ready Output. Each time that new conversion data is available, an active low pulse, ½ ICLK period
wide, is produced on this pin. See the AD7762 Interface section for more details.
Chip Select Input. Used in conjunction with the RD/WR pin to read and write data to and from the
AD7762. See the AD7762 Interface section for more details.
Rev. 0 | Page 8 of 28
DRIVE
voltage. See the AD7762 Interface