SAM3S8C Atmel Corporation, SAM3S8C Datasheet - Page 200

no-image

SAM3S8C

Manufacturer Part Number
SAM3S8C
Description
Manufacturer
Atmel Corporation
Datasheets
Any access by unprivileged software that does not address an enabled memory region causes a memory management
fault.
XN and Strongly-ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.
When the ENABLE bit is set to 1, at least one region of the memory map must be enabled for the system to function unless
the PRIVDEFENA bit is set to 1. If the PRIVDEFENA bit is set to 1 and no regions are enabled, then only privileged soft-
ware can operate.
When the ENABLE bit is set to 0, the system uses the default memory map. This has the same memory attributes as if the
MPU is not implemented, see
and unprivileged software.
When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are
accessible based on regions and whether PRIVDEFENA is set to 1.
Unless HFNMIENA is set to 1, the MPU is not enabled when the processor is executing the handler for an exception with
priority –1 or –2. These priorities are only possible when handling a hard fault or NMI exception, or when FAULTMASK is
enabled. Setting the HFNMIENA bit to 1 enables the MPU when operating with these two priorities.
200
200
SAM3S8/SD8
SAM3S8/SD8
Table 10-34 on page
196. The default memory map applies to accesses from both privileged
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12

Related parts for SAM3S8C