SAM9263 Atmel Corporation, SAM9263 Datasheet - Page 89
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
SAM9263
Manufacturer Part Number
SAM9263
Description
Manufacturer
Atmel Corporation
Datasheets
1.M40800.pdf
(284 pages)
2.M40800.pdf
(153 pages)
3.SAM9260.pdf
(290 pages)
4.SAM9261.pdf
(248 pages)
5.SAM9263.pdf
(1109 pages)
6.SAM9263.pdf
(51 pages)
Specifications of SAM9263
Flash (kbytes)
0 Kbytes
Pin Count
324
Max. Operating Frequency
240 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
160
Ext Interrupts
160
Usb Transceiver
3
Usb Speed
Full Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
1
Uart
4
Can
1
Ssc
2
Ethernet
1
Sd / Emmc
2
Graphic Lcd
Yes
Video Decoder
No
Camera Interface
Yes
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
96
Self Program Memory
NO
External Bus Interface
2
Dram Memory
sdram
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Fpu
No
Mpu / Mmu
No / Yes
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
WD: Watchdog Timer
1354D–ATARM–08/02
MCKI/1024
MCKI/128
MCKI/32
MCKI/8
WD_RESET
Advanced
Bus (APB)
Peripheral
WDIRQ
The AT91X40 Series has an internal watchdog timer which can be used to prevent sys-
tem lock-up if the software becomes trapped in a deadlock. In normal operation the user
reloads the watchdog at regular intervals before the timer overflow occurs. If an overflow
does occur, the watchdog timer generates one or a combination of the following signals,
depending on the parameters in WD_OMR (Overflow Mode Register):
•
•
•
The watchdog timer has a 16-bit down counter. Bits 12-15 of the value loaded when the
watchdog is restarted are programmable using the HPVC parameter in WD_CMR
(Clock Mode). Four clock sources are available to the watchdog counter: MCK/8,
MCK/32, MCK/128 or MCK/1024. The selection is made using the WDCLKS parameter
in WD_CMR. This provides a programmable time-out period of 1 ms to 2 sec. with a 33
MHz system clock.
All write accesses are protected by control access keys to help prevent corruption of the
watchdog should an error condition occur. To update the contents of the mode and con-
trol registers it is necessary to write the correct bit pattern to the control access key bits
at the same time as the control bits are written (the same write access).
Figure 35. Watchdog Timer Block Diagram
If RSTEN is set, an internal reset is generated (WD_RESET as shown in Figure 35).
If IRQEN is set, a pulse is generated on the signal WDIRQ which is connected to the
Advanced Interrupt Controller
If EXTEN is set, a low level is driven on the NWDOVF signal for a duration of 8 MCK
cycles.
Clock Select
Control Logic
CLK_CNT
Clear
Overflow
Programmable
Down Counter
16-bit
AT91X40 Series
NWDOVF
89