AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT86RF212
Manufacturer Part Number
AT86RF212
Description
Manufacturer
Atmel Corporation
Specifications of AT86RF212
Max. Operating Frequency
0 MHz
Crypto Engine
AES
Operating Voltage (vcc)
1.8 to 3.6
Frequency Band
700/800/900MHz
Max Data Rate (mb/s)
1
Antenna Diversity
No
External Pa Control
Yes
Power Output (dbm)
10
Receiver Sensitivity (dbm)
-110
Receive Current Consumption (ma)
9.0
Transmit Current Consumption (ma)
18 at 5dBm
Link Budget (dbm)
120
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT86RF212-ZU
Manufacturer:
HITTITE
Quantity:
5 000
Part Number:
AT86RF212-ZU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT86RF212-ZUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT86RF212B-ZU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
5.1.3 Interrupt Handling
Figure 5-2. Timing of RX_START, AMI, and TRX_END Interrupts in Basic Operating Mode for O-QPSK 250 kbit/s Mode
5.1.4 Timing
8168C-MCU Wireless-02/10
State
SLP_TR
IRQ
Processing Delay
Number of Octets
Frame Content
State
IRQ
Interrupt latency
PLL_ON
-t
TR10
0
t
TR10
(parameter 10.4.12). During reset, the microcontroller has to set the radio transceiver
control pins SLP_TR and /SEL to their default values.
An overview of the register reset values is provided in Table 11-2.
All interrupts provided by the AT86RF212 (see Table 4-15) are supported in Basic
Operating Mode. For example, interrupts are provided to observe the status of radio
transceiver RX and TX operations.
When being in receive mode, IRQ_2 (RX_START) indicates the detection of a non-zero
PHR first, IRQ_5 (AMI) an address match, and IRQ_3 (TRX_END) the completion of
the frame reception. During transmission, IRQ_3 (TRX_END) indicates the completion
of the frame transmission.
Figure 5-2 shows an example for a transmit/receive transaction between two devices
and the related interrupt events in Basic Operating Mode. Device 1 transmits a frame
containing a MAC header, MAC payload, and a valid FCS. The end of the frame
transmission is indicated by IRQ_3 (TRX_END).
The frame is received by Device 2. Interrupt IRQ_2 (RX_START) indicates the
detection of a valid PHR field and IRQ_3 (TRX_END) the completion of the frame
reception. If the frame passes the Frame Filter (refer to 6.2), an address match interrupt
IRQ_5 (AMI) is issued after the reception of the MAC header (MHR).
Processing delay t
The following paragraphs depict state transitions and their timing properties. Timings
are explained in Table 5-1 and section 10.4.
RX_ON
Preamble
4
128
IRQ
SFD
is a typical value, refer to section 10.4.
1
160
PHR
1
BUSY_TX
192
IRQ_2 (RX_START)
t
IRQ
MHR
m
BUSY_RX
IRQ_5 (AMI)
t
IRQ
MSDU
n
IRQ_3 (TRX_END)
192+(m+n+2) 32
FCS
AT86RF212
2
PLL_ON
RX_ON
TRX_END
t
IRQ
Time [μs]
35