AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 147
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT86RF212
Manufacturer Part Number
AT86RF212
Description
Manufacturer
Atmel Corporation
Specifications of AT86RF212
Max. Operating Frequency
0 MHz
Crypto Engine
AES
Operating Voltage (vcc)
1.8 to 3.6
Frequency Band
700/800/900MHz
Max Data Rate (mb/s)
1
Antenna Diversity
No
External Pa Control
Yes
Power Output (dbm)
10
Receiver Sensitivity (dbm)
-110
Receive Current Consumption (ma)
9.0
Transmit Current Consumption (ma)
18 at 5dBm
Link Budget (dbm)
120
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT86RF212-ZU
Manufacturer:
HITTITE
Quantity:
5 000
Part Number:
AT86RF212-ZU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT86RF212-ZUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT86RF212B-ZU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
9.7 Dynamic Frame Buffer Protection
9.7.1 Overview
8168C-MCU Wireless-02/10
Table 9-17. Register 0x04 (TRX_CTRL_1)
• Bit 7 – PA_EXT_EN
Refer to section 9.4.3.
• Bit 6 – IRQ_2_EXT_EN
Refer to section 9.5.2.
• Bit 5 – TX_AUTO_CRC_ON
Refer to section 6.3.5.
• Bit 4 – RX_BL_CTRL
If this register bit is set, the Frame Buffer Empty Indicator is enabled. After sending a
Frame Buffer read command (refer to section 4.3), pin 24 (IRQ) indicates that an
access to the Frame Buffer is not possible since PSDU data are not available yet. Pin
24 (IRQ) does not indicate any interrupt during this time.
Table 9-18. Frame Buffer Empty Indicator
• Bit 3:2 – SPI_CMD_MODE
Refer to section 4.4.1.
• Bit 1:0
Refer to section 4.7.2.
The AT86RF212 continues the reception of incoming frames as long as it is in any
receive state. When a frame is successfully received and stored in the Frame Buffer,
the following frame overwrites the Frame Buffer content again.
To relax the timing requirements of a Frame Buffer read access, Dynamic Frame Buffer
Protection prevents that a new incoming frame overwrites the Frame Buffer as long as
the Frame Buffer read access has not been completed by /SEL = H, refer to section 4.3.
A received frame is automatically protected against overwriting
• in Basic Operating Mode if its FCS is valid
• in Extended Operating Mode if an IRQ_3 (TRX_END) is generated
Bit
Name
Read/Write
Reset Value
Bit
Name
Read/Write
Reset Value
Register Bit
RX_BL_CTRL
7
PA_EXT_EN
R/W
0
3
SPI_CMD_MODE
R/W
0
Value
0
1
6
IRQ_2_EXT_EN
R/W
0
2
SPI_CMD_MODE
R/W
0
Description
Frame Buffer Empty Indicator disabled
Frame Buffer Empty Indicator enabled
5
TX_AUTO_CRC_ON
R/W
1
1
IRQ_MASK_MODE
R/W
0
AT86RF212
4
RX_BL_CTRL
R/W
0
0
IRQ_POLARITY
R/W
0
147