AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 151
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT86RF212
Manufacturer Part Number
AT86RF212
Description
Manufacturer
Atmel Corporation
Specifications of AT86RF212
Max. Operating Frequency
0 MHz
Crypto Engine
AES
Operating Voltage (vcc)
1.8 to 3.6
Frequency Band
700/800/900MHz
Max Data Rate (mb/s)
1
Antenna Diversity
No
External Pa Control
Yes
Power Output (dbm)
10
Receiver Sensitivity (dbm)
-110
Receive Current Consumption (ma)
9.0
Transmit Current Consumption (ma)
18 at 5dBm
Link Budget (dbm)
120
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT86RF212-ZU
Manufacturer:
HITTITE
Quantity:
5 000
Part Number:
AT86RF212-ZU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT86RF212-ZUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT86RF212B-ZU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
10.4 Digital Interface Timing Characteristics
8168C-MCU Wireless-02/10
No.
10.4.1
10.4.2
10.4.3
10.4.4
10.4.5
10.4.6
10.4.7
10.4.8
10.4.9
10.4.10
10.4.11
10.4.12
10.4.13
10.4.14
10.4.15
10.4.16
10.4.17
Symbol
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
sync
async
1
2
3
4
5
6
7
8
9
10
11
12
13
CLKM
IRQ
Parameter
SCLK frequency
SCLK frequency
/SEL falling edge to MISO active
SCLK falling edge to MISO out
MOSI setup time
MOSI hold time
LSB last byte to MSB next byte
/SEL rising edge to MISO tri state
SLP_TR pulse width
SPI idle time between
consecutive SPI accesses:
SEL rising to falling edge
SCLK rising edge LSB to /SEL
rising edge
Reset pulse width
SPI access latency after reset
AES core cycle time
Dynamic frame buffer protection:
IRQ latency
Clock frequency at pin 17
(CLKM)
IRQ_2, IRQ_3, IRQ_4 latency
Test Conditions: T
Note:
1. The capacitive load should not be larger than 50 pF for all I/Os when using the
default driver strength settings, refer to section 2.2.2.1. Generally, large load
capacitances increase the overall current consumption.
Condition
Synchronous operation
Asynchronous operation
Data hold time
SPI read/write, standard SRAM
and frame access modes
Fast SRAM read/write access
mode, refer to section 9.1.5
TX start trigger
SPI read/write, standard SRAM
and frame access modes
Fast SRAM read/write access
mode, refer to section 9.1.5
≥ 10 clock cycles at 16 MHz
≥ 10 clock cycles at 16 MHz
Programmable via
register 0x03 (TRX_CTRL_0)
Relative to the event to be
indicated
OP
= 25 °C, V
DD
= 3.0 V, C
L
= 50 pF
250
500
250
500
25
10
10
Min.
62.5
625
625
(7)
(7)
(7)
(8)
(8)
(8)
(8)
1/50
1/25
1/40
1/16
250
1/4
16
Typ.
750
0
1
2
4
8
9
24
(2)
(2)
(2)
(2)
(2)
(9)
(2)
(2)
(8)
(3)
(4)
(5)
(6)
AT86RF212
Note
180
Max.
10
7.5
8
(8)
(7)
(1)
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
µs
151