AT32UC3A0128 Atmel Corporation, AT32UC3A0128 Datasheet - Page 754

• Manufacturer Part Number: AT32UC3A0128
• Manufacturer: Atmel Corporation

Specifications of AT32UC3A0128

• Flash (kbytes): 128 Kbytes
• Pin Count: 144
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 109
• Ext Interrupts: 109
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device + OTG
• Spi: 6
• Twi (i2c): 1
• Uart: 4
• Ssc: 1
• Ethernet: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 16
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Operating Voltage (vcc): 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 10
• Output Compare Channels: 16
• Input Capture Channels: 6
• Pwm Channels: 13
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

32058K AVR32-01/12
36.9.5
MEMORY_WORD_ACCESS
Table 36-7.
Starting in Run-Test/Idle, SAB data are accessed in the following way:
For any operation, the full 36 bits of the address must be provided. For write operations, 32 data
bits must be provided, or the result will be undefined. For read operations, shifting may be termi-
nated once the required number of bits have been acquired.
Table 36-8.
This instruction allows access to the entire Service Access Bus data area. Data are accessed
through a 34-bit word index, a direction bit, and 32 bits of data. This instruction is identical to
MEMORY_SIZED_ACCESS except that it always does word sized accesses. The size field is
implied, and the two lowest address bits are removed.
Size field value
01
10
11
Instructions
IR input value
IR output value
DR Size
DR input value (Address phase)
DR input value (Data read phase)
DR input value (Data write phase)
DR output value (Address phase)
DR output value (Data read phase)
DR output value (Data write phase)
1. Select the DR Scan path.
2. Scan in the 36-bit address of the data to access, a 2-bit access size, and a direction bit
3. Go to Update-DR and re-enter Select-DR Scan.
4. For a read operation, scan out the contents of the addressed area. For a write opera-
5. Return to Run-Test/Idle.
(1=read, 0=write).
tion, scan in the new contents of the area.
Size Field Semantics
MEMORY_SIZED_ACCESS details
Access size
Halfword (16 bits)
Word (32 bits)
Reserved
Details
10101 (0x15)
peb01
39 bits
aaaaaaaa aaaaaaaa aaaaaaaa aaaaaaaa aaaassr
xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxx
dddddddd dddddddd dddddddd dddddddd xxxxxxx
xxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxeb
xxxxxeb dddddddd dddddddd dddddddd dddddddd
xxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxeb
Data alignment
Address modulo 4 : data alignment
0: dddddddd dddddddd xxxxxxxx xxxxxxxx
1: Not allowed
2: xxxxxxxx xxxxxxxx dddddddd dddddddd
3: Not allowed
Address modulo 4 : data alignment
0: dddddddd dddddddd dddddddd dddddddd
1: Not allowed
2: Not allowed
3: Not allowed
N/A
AT32UC3A
754