AT32UC3A0128 Atmel Corporation, AT32UC3A0128 Datasheet - Page 573

• Manufacturer Part Number: AT32UC3A0128
• Manufacturer: Atmel Corporation

Specifications of AT32UC3A0128

• Flash (kbytes): 128 Kbytes
• Pin Count: 144
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 109
• Ext Interrupts: 109
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device + OTG
• Spi: 6
• Twi (i2c): 1
• Uart: 4
• Ssc: 1
• Ethernet: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 16
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Operating Voltage (vcc): 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 10
• Output Compare Channels: 16
• Input Capture Channels: 6
• Pwm Channels: 13
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

32058K AVR32-01/12
30.8.2.11
Offset:
Register Name:
Access Type:
Reset Value:
• TXINI: Transmitted IN Data Interrupt Flag
For control endpoints:
For isochronous, bulk and interrupt IN endpoints:
This bit is inactive (cleared) for isochronous, bulk and interrupt OUT endpoints.
• RXOUTI: Received OUT Data Interrupt Flag
For control endpoints:
PACKET
SHORT
Set by hardware when the current bank is ready to accept a new IN packet. This triggers an EPXINT interrupt if
TXINE = 1.
Shall be cleared by software (by setting the TXINIC bit) to acknowledge the interrupt and to send the packet.
Set by hardware at the same time as FIFOCON when the current bank is free. This triggers an EPXINT interrupt if
TXINE = 1.
Shall be cleared by software (by setting the TXINIC bit) to acknowledge the interrupt, what has no effect on the end-
point FIFO.
The software then writes into the FIFO and clears the FIFOCON bit to allow the USB controller to send the data. If
the IN endpoint is composed of multiple banks, this also switches to the next bank. The TXINI and FIFOCON bits are
updated by hardware in accordance with the status of the next bank.
TXINI shall always be cleared before clearing FIFOCON.
Set by hardware when the current bank contains a bulk OUT packet (data or status stage). This triggers an EPXINT
interrupt if RXOUTE = 1.
31
23
15
ru
–
0
0
7
0
CURRBK
USB Endpoint X Status Register (UESTAX)
ru
STALLEDI/
CRCERRI
30
22
14
ru
0
0
0
6
0
BYCT
ru
OVERFI
29
21
13
ru
0
0
0
5
0
0x0130 + X . 0x04
UESTAX, X in [0..6]
Read-Only
0x00000100
NBUSYBK
ru
NAKINI
28
20
12
ru
0
0
0
4
0
NAKOUTI
BYCT
27
19
11
ru
ru
0
–
–
3
0
UNDERFI
RXSTPI/
CFGOK
26
18
10
ru
ru
0
0
–
2
0
CTRLDIR
RXOUTI
25
17
ru
ru
0
0
9
0
1
0
AT32UC3A
DTSEQ
ru
RWALL
TXINI
24
16
ru
ru
0
0
8
1
0
0
573