TDA8594SD/N1,112 NXP Semiconductors, TDA8594SD/N1,112 Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
TDA8594SD/N1,112
Manufacturer Part Number
TDA8594SD/N1,112
Description
IC AMP AUDIO PWR 75W QUAD 27SIL
Manufacturer
NXP Semiconductors
Type
Class ABr
Datasheet
1.TDA8594JN1.pdf
(48 pages)
Specifications of TDA8594SD/N1,112
Output Type
4-Channel (Quad)
Max Output Power X Channels @ Load
75W x 4 @ 2 Ohm
Voltage - Supply
8 V ~ 18 V
Features
I²C, Mute, Short-Circuit and Thermal Protection, Standby
Mounting Type
Through Hole
Package / Case
27-SIL (Bent and Staggered Leads)
Product
Class-AB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935279467112
TDA8594SD/N1
TDA8594SD/N1
TDA8594SD/N1
TDA8594SD/N1
NXP Semiconductors
Table 17.
Refer to
Tested at T
TDA8594_2
Product data sheet
Symbol
t
t
t
t
t
t
t
I
V
V
V
amp_on
off
d(mute-on)
d(soft_mute)
d(fast_mute)
(start-Vo(off))
(start-SVRoff)
2
C-bus interface
IL
IH
OL
Figure 29
amb
Characteristics
= 25 C; guaranteed for T
Parameter
amplifier on time
amplifier switch-off time
mute to on delay time
soft mute delay time
fast mute delay time
engine start to output off time V
engine start to SVR off time
LOW-level input voltage
HIGH-level input voltage
LOW-level output voltage
[4]
at V
P
= V
P1
…continued
= V
P2
= 14.4 V; R
amb
= 40 C to +105 C.
L
Rev. 02 — 11 December 2007
Conditions
time from amplifier mute to
amplifier on; 90 % of output
signal; I
time to DC output voltage < 0.1 V;
I
from 10 % to 90 % of output
signal; IB2[D1] and IB2[D2] = 1 to
0; V
from 90 % to 10 % of output
signal; V
IB2[D2] = 0 to 1 (soft mute);
see
from 90 % to 10 % of output
signal; V
(fast mute); see
see
V
V
pins SCL and SDA
pins SCL and SDA
pin SDA; I
= 4 ; f = 1 kHz; R
2
C-bus mode; I
P
P
SVR
I
with I
no DC load (IB1[D1] = 0);
low pop disabled (IB2[D3] = 1);
see
I
with I
DC load active (IB1[D1] = 1);
low pop disabled (IB2[D3] = 1);
see
I
with I
DC load active (IB1[D1] = 1);
low pop enabled (IB2[D3] = 0);
see
legacy mode;
with I
V
see
with I
low pop enabled (IB2[D3] = 0);
see
with I
low pop disabled (IB2[D3] = 1);
see
2
2
2
from 14.4 V to 7 V; V
from 14.4 V to 7 V;
C-bus mode;
C-bus mode;
C-bus mode;
STB
i
Figure 6
Figure 8
= 50 mV; see
< 2 V; see
Figure 3
Figure 4
Figure 5
Figure 6
Figure 4
Figure 5
LO
LO
LO
LO
LO
LO
= 7 V; R
LO
i
STB
= 50 mV; IB2[D1] and
L
= 10 A
= 10 A
= 10 A
= 10 A
= 10 A
= 10 A
= 0 A
= 5 mA
from 8 V to 1.3 V
LO
ADSEL
Figure 6
Figure 8
= 0 A
S
Figure 6
= 0 ; normal mode; unless otherwise specified.
+30 ms;
+35 ms;
+30 ms;
+20 ms;
+0 ms;
+0 ms;
= 0 ;
I
o
2
C-bus controlled 4
< 0.5 V;
[3]
[3]
Min
360
565
710
510
120
140
-
-
-
-
-
-
2.3
-
Typ
520
695
890
720
245
280
20
20
0.1
0.1
40
-
-
-
50 W power amplifier
TDA8594
© NXP B.V. 2007. All rights reserved.
Max
870
1015
1270
1120
530
620
40
40
1
1
75
1.5
5.5
0.4
Unit
ms
ms
ms
ms
ms
ms
ms
ms
ms
ms
ms
V
V
V
29 of 48