HSP48410JC-33 Intersil Corporation, HSP48410JC-33 Datasheet
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
HSP48410JC-33
Available stocks
Related parts for HSP48410JC-33
HSP48410JC-33 Summary of contents
Page 1
... Read/Write pins and an address port which are asynchronous to the system clock. This allows random access of the Histogram Memory Array for analysis or conditioning of the stored data. Ordering Information TEMP. o PART NUMBER RANGE ( C) PACKAGE HSP48410JC- PLCC HSP48410JC- PLCC HSP48410GC- PGA HSP48410GC- ...
Page 2
Pinouts 11 DIN8 DIN10 10 DIN5 DIN7 9 DIN4 DIN6 8 DIN2 DIN3 7 PIN9 DIN0 6 V DIN1 CC 5 PIN8 PIN7 4 PIN5 PIN4 3 PIN3 PIN1 2 PIN2 FC 1 PIN0 START PIN ‘A1’ ...
Page 3
Pinouts (Continued START FCT2 16 FCT1 17 FCT0 GND 20 UWS 21 IOADD9 22 IOADD8 23 IOADD7 24 IOADD6 25 IOADD5 26 IOADD4 27 IOADD3 28 IOADD2 29 IOADD1 30 ...
Page 4
Pin Description NAME PLCC PIN TYPE CLK 1 PIN0-9 3-11 FCT0-2 16-18 START DIN0-23 58-63, 65-82 DIO0-23 33-40, 42-57 IOADD0-9 22-31 UWS GND 20, 41, ...
Page 5
Functional Description The Histogrammer is intended for use in signal and image processing applications. The on-board RAM is 24 bits by 1024 locations. For histogramming, this translates to an image size with 10-bit data. A Functional ...
Page 6
Functional Block Diagram MUX DIN 0-23 IOADD 0-9 PIN 0-9 CLK WR RD UWS CONTROL START FC FCT 0-2 FUNCTION DECODE LD ALL REGISTERS ARE CLOCKED BY CLK Histogram Mode This is the fundamental operation for which this chip was ...
Page 7
Histogram Accumulate Mode This function is very similar to the Histogram function. In this case, a counter is used to provide the address data to the RAM. The RAM is sequentially accessed, and the data from each bin is added ...
Page 8
Look Up Table Mode A Look Up Table (LUT) is used to perform a fixed transformation function on pixel values. This is particularly useful when the transformation is nonlinear and cannot be realized directly with hardware. An example is the ...
Page 9
Delay and Subtract Mode This mode is similar to the Delay Memory mode, except the input data is subtracted from the corresponding data stored in RAM (See Figures 12 and 13). RAM DIN 0-23 IN OUT ADDRESS TWO’S COMPLEMENT CLK ...
Page 10
Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 11
AC Electrical Specifications V PARAMETER FCT0-2 Hold from LD START Setup to CLK START Hold from CLK PIN0-9 Setup Time PIN0-9 Hold Time LD Pulse Width LD Setup to START WR Low WR High Address Setup Address Hold DIO Setup ...
Page 12
... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...