SC16IS762IPW-S NXP Semiconductors, SC16IS762IPW-S Datasheet - Page 15
![IC UART DUAL I2C/SPI 28-TSSOP](/photos/6/52/65262/568-28-tssop_sot361-1_sml.jpg)
SC16IS762IPW-S
Manufacturer Part Number
SC16IS762IPW-S
Description
IC UART DUAL I2C/SPI 28-TSSOP
Manufacturer
NXP Semiconductors
Datasheet
1.SC16IS752IBS151.pdf
(59 pages)
Specifications of SC16IS762IPW-S
Features
Low Current
Number Of Channels
2, DUART
Fifo's
64 Byte
Protocol
RS232, RS485
Voltage - Supply
2.5V, 3.3V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
Mounting Type
Surface Mount
Package / Case
28-TSSOP (0.173", 4.40mm Width)
For Use With
568-4000 - DEMO BOARD SPI/I2C TO DUAL UART568-3510 - DEMO BOARD SPI/I2C TO UART
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-2241
NXP Semiconductors
SC16IS752_SC16IS762_7
Product data sheet
7.5.1 Interrupt mode operation
7.5.2 Polled mode operation
In Interrupt mode (if any bit of IER[3:0] is 1) the host is informed of the status of the
receiver and transmitter by an interrupt signal, IRQ. Therefore, it is not necessary to
continuously poll the Line Status Register (LSR) to see if any interrupt needs to be
serviced.
In Polled mode (IER[3:0] = 0000) the status of the receiver and transmitter can be
checked by polling the Line Status Register (LSR). This mode is an alternative to the FIFO
Interrupt mode of operation where the status of the receiver and transmitter is
automatically known by means of interrupts sent to the CPU.
mode operation.
Fig 8.
Fig 9.
Interrupt mode operation
FIFO Polled mode operation
Figure 8
HOST
HOST
shows Interrupt mode operation.
Dual UART with I
Rev. 07 — 19 May 2008
read LSR
read IIR
IRQ
2
SC16IS752/SC16IS762
C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
THR
THR
LSR
IER
IER
IIR
Figure 9
1
0
1
0
RHR
RHR
1
002aab042
0
002aab043
shows FIFO Polled
1
0
© NXP B.V. 2008. All rights reserved.
15 of 59