SC16C650BIA44,512 NXP Semiconductors, SC16C650BIA44,512 Datasheet - Page 17
![IC UART SOT187-2](/photos/6/98/69845/568-44-plcc_sot187-2_sml.jpg)
SC16C650BIA44,512
Manufacturer Part Number
SC16C650BIA44,512
Description
IC UART SOT187-2
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C650BIB48151.pdf
(48 pages)
Specifications of SC16C650BIA44,512
Number Of Channels
1, UART
Fifo's
32 Byte
Voltage - Supply
2.5V, 3.3V, 5V
With Auto Flow Control
Yes
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935274392512
SC16C650BIA44
SC16C650BIA44
SC16C650BIA44
SC16C650BIA44
NXP Semiconductors
[6]
[7]
[8]
SC16C650B_4
Product data sheet
This bit controls the OUT pin in the HVQFN32 package, and OUT1 in the other packages.
The Special register set is accessible only when LCR[7] is set to a logic 1.
Enhanced Feature Register (EFR), Xon1, Xon2 Xoff1, Xoff2 are accessible only when LCR is set to BFh.
7.1 Transmit Holding Register (THR) and Receive Holding Register (RHR)
7.2 Interrupt Enable Register (IER)
The serial transmitter section consists of an 8-bit Transmit Holding Register (THR) and
Transmit Shift Register (TSR). The status of the THR is provided in the Line Status
Register (LSR). Writing to the THR transfers the contents of the data bus (D[7:0]) to the
THR, providing that the THR or TSR is empty. The THR empty flag in the LSR register will
be set to a logic 1 when the transmitter is empty or when data is transferred to the TSR.
Note that a write operation can be performed when the THR empty flag is set
(logic 0 = FIFO full; logic 1 = at least one FIFO location available).
The serial receive section also contains an 8-bit Receive Holding Register (RHR).
Receive data is removed from the SC16C650B and receive FIFO by reading the RHR
register. The receive section provides a mechanism to prevent false starts. On the falling
edge of a start or false start bit, an internal receiver counter starts counting clocks at the
16 clock rate. After 7
start bit. At this time the start bit is sampled, and if it is still a logic 0 it is validated.
Evaluating the start bit in this manner prevents the receiver from assembling a false
character. Receiver status codes will be posted in the LSR.
The Interrupt Enable Register (IER) masks the interrupts from receiver ready, transmitter
empty, line status and modem status registers. These interrupts would normally be seen
on the INT output pin.
Table 9.
Bit
7
6
5
4
3
Symbol
IER[7]
IER[6]
IER[5]
IER[4]
IER[3]
Interrupt Enable Register bits description
Description
CTS interrupt.
RTS interrupt.
Xoff interrupt.
Sleep mode.
Modem Status Interrupt.
logic 0 = disable the CTS interrupt (normal default condition)
logic 1 = enable the CTS interrupt. The SC16C650B issues an interrupt when
the CTS pin transitions from a logic 0 to a logic 1.
logic 0 = disable the RTS interrupt (normal default condition)
logic 1 = enable the RTS interrupt. The SC16C650B issues an interrupt when
the RTS pin transitions from a logic 0 to a logic 1.
logic 0 = disable the software flow control, receive Xoff interrupt (normal
default condition).
logic 1 = enable the software flow control, receive Xoff interrupt. See
6.4 “Software flow control”
logic 0 = disable Sleep mode (normal default condition)
logic 1 = enable Sleep mode. See
logic 0 = disable the modem status register interrupt (normal default
condition)
logic 1 = enable the modem status register interrupt
Rev. 04 — 14 September 2009
1
2
clocks, the start bit time should be shifted to the center of the
UART with 32-byte FIFOs and IrDA encoder/decoder
for details.
Section 6.9 “Sleep mode”
SC16C650B
© NXP B.V. 2009. All rights reserved.
for details.
Section
17 of 48