MAX3110ECWI+G36 Maxim Integrated Products, MAX3110ECWI+G36 Datasheet - Page 27
![IC UART/TXRX RS232 W/CAPS 28SOIC](/photos/6/58/65865/406-28-soic_sml.jpg)
MAX3110ECWI+G36
Manufacturer Part Number
MAX3110ECWI+G36
Description
IC UART/TXRX RS232 W/CAPS 28SOIC
Manufacturer
Maxim Integrated Products
Type
SPI/MICROWIRE-Compatible UART with Integrated ESD-Protected RS-232 Transceiverr
Datasheet
1.MAX3110ECWIG36.pdf
(31 pages)
Specifications of MAX3110ECWI+G36
Features
Transceiver
Number Of Channels
1, UART
Protocol
RS232, RS485
Voltage - Supply
4.5 V ~ 5.5 V
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
28-SOIC (0.300", 7.50mm Width)
Data Rate
250 Kbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Supply Current
0.6 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Description/function
SPI/MICROWIRE-Compatible UART with integrated ESD-protected RS-232 transceiver
Mounting Style
SMD/SMT
Operating Supply Voltage
5 V
Propagation Delay Time Ns
150 ns
No. Of Channels
1
Uart Features
SPI/QSPI/MICROWIRE-Compatible µC Interface, Internal Charge-Pump Capacitors
Supply Voltage Range
4.5V To 5.5V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
In 9-bit mode, the MAX3110E/MAX3111E is set up with
eight bits plus parity. The parity bit in all normal mes-
sages is clear but is set in an address-type message.
The MAX3110E/MAX3111E’s parity-interrupt mask gen-
erates an interrupt on high parity when enabled. When
the master sends an address message with the parity
bit set, all MAX3110E/MAX3111E nodes issue an inter-
rupt. All nodes then retrieve the received byte to com-
pare to their assigned address. Once addressed, the
node continues to process each received byte. If the
node was not addressed, it ignores all message traffic
until a new address is sent out by the master.
The parity/9th-bit interrupt is controlled only by the data
in the receive register and is not affected by data in the
FIFO, so the most effective use of the parity/9th-bit
interrupt is with FIFO disabled. With the FIFO disabled,
received non-address words can be ignored and not
even read from the UART. For more detailed informa-
tion on 9-bit mode, refer to the MAX3100 data sheet.
The MAX3110E/MAX3111E’s IrDA mode can be used
to communicate with other IrDA SIR-compatible
devices or to reduce power consumption in opto-isolat-
ed applications.
In IrDA mode, a bit period is shortened to 3/16 of a
baud period (1.61µs at 115,200 baud). A data zero is
transmitted as a pulse of light (TX pin = logic low, RX
pin = logic high), as shown in Figure 15.
In receive mode, the RX signal’s sampling is done
halfway into the transmission of a high level. The sam-
pling is done once (instead of three times, as in normal
mode). The MAX3110E/MAX3111E ignore pulses short-
er than approximately 1/16 of the baud period. The
IrDA device that is communicating with the MAX3110E/
MAX3111E must be set to transmit pulses at 3/16 of the
baud period. For compatibility with other IrDA devices,
set the format to 8-bit data, one stop, no parity. For
more detailed information on SIR IrDA mode, refer to
the MAX3100 data sheet.
Protected RS-232 Transceivers with Internal Capacitors
SPI/MICROWIRE-Compatible UART and ±15kV ESD-
______________________________________________________________________________________
SIR IrDA Mode
The MAX3110E/MAX3111E require basic layout tech-
niques and fundamental power supply considerations.
The minimum requirements include: (1) placing a 1µF
ceramic bypass capacitor as close as possible to V
preferably right next to the V
side of the PCB directly below the V
an internal ground plane within the PCB, returning all
circuit grounds to this ground plane, or using a ‘star’
ground technique where all circuit grounds are
returned to a common ground point at the ‘GND’ lead
of the IC; (3) ensuring that the power source to the IC
has a low inductive path and is high-frequency
bypassed to absorb ESD events with significant
changes in the supply voltage.
Figure 15. IrDA Timing
_____________________Considerations
NORMAL UART
NORMAL
IrDA
IrDA
Layout and Power-Supply
TX
TX
RX
RX
0
1
1
0
0
CC
1
1
UART FRAME
DATA BITS
lead or on the opposite
0
0
0
0
CC
1
1
1
1
lead; (2) using
0
0
1
1
CC
27
,