MAX3110ECWI+G36 Maxim Integrated Products, MAX3110ECWI+G36 Datasheet - Page 18
![IC UART/TXRX RS232 W/CAPS 28SOIC](/photos/6/58/65865/406-28-soic_sml.jpg)
MAX3110ECWI+G36
Manufacturer Part Number
MAX3110ECWI+G36
Description
IC UART/TXRX RS232 W/CAPS 28SOIC
Manufacturer
Maxim Integrated Products
Type
SPI/MICROWIRE-Compatible UART with Integrated ESD-Protected RS-232 Transceiverr
Datasheet
1.MAX3110ECWIG36.pdf
(31 pages)
Specifications of MAX3110ECWI+G36
Features
Transceiver
Number Of Channels
1, UART
Protocol
RS232, RS485
Voltage - Supply
4.5 V ~ 5.5 V
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
28-SOIC (0.300", 7.50mm Width)
Data Rate
250 Kbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Supply Current
0.6 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Description/function
SPI/MICROWIRE-Compatible UART with integrated ESD-protected RS-232 transceiver
Mounting Style
SMD/SMT
Operating Supply Voltage
5 V
Propagation Delay Time Ns
150 ns
No. Of Channels
1
Uart Features
SPI/QSPI/MICROWIRE-Compatible µC Interface, Internal Charge-Pump Capacitors
Supply Voltage Range
4.5V To 5.5V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 4. Write Data (D15, D14 = 1, 0)
Notes:
bit 15: DOUT
R = 1, Data is available to be read or is being read from the
receive register or FIFO.
R = 0, Receive register and FIFO are empty.
bit 14: DOUT
T = 1, Transmit buffer is empty.
T = 0, Transmit buffer is full.
bits 13–11: DOUT
Zeros
bit 10: DOUT
RA/FE = Receive-Activity (UART shutdown)/Framing-Error
(Normal Operation) bit
bit 9: DOUT
CTS = CTS input state. If CTS = 0, then CTS = 1 and vice versa.
bit 8: DOUT
Pr = Received Parity Bit. This is only valid if PE = 1.
bits 7–0: DOUT
D7r–D0r = Received Data Bits. D7r = 0 for L = 1.
SPI/MICROWIRE-Compatible UART and ±15kV ESD-
Protected RS-232 Transceivers with Internal Capacitors
18
D15 is present at DOUT on CS’s falling edge. Consecutive bits are clocked out on SCLK’s falling edge.
DOUT
DIN
BIT
______________________________________________________________________________________
15
R
1
14
0
T
13
0
0
12
0
0
11
0
0
RA/FE
TE
10
CTS
RTS
9
Pr
Pt
8
bits 15, 14: DIN
1, 0 = Write Data
bits 13–11: DIN
Zeros
bit 10: DIN
TE = 1, Disables transmit and only RTS will be updated.
TE = 0, Enables transmit.
bit 9: DIN
RTS = 1, Configures RTS = 0 (logic low).
RTS = 0, Configures RTS = 1 (logic high).
bit 8: DIN
Pt = 1, Transmit parity bit is high. If PE = 1, a high parity bit will
be transmitted. If PE = 0, then no parity bit will be transmitted.
Pt = 0, Transmit parity bit is low. If PE = 1, a low parity bit will be
transmitted. If PE = 0, then no parity bit will be transmitted.
bits 7–0: DIN
D7t–D0t = Transmitting Data Bits. D7t is ignored when L = 1.
D7t
D7r
7
D6t
D6r
6
D5t
D5r
5
D4t
D4r
4
D3r
D3t
3
D2r
D2t
2
D1r
D1t
1
D0t
D0r
0