DS21352L Maxim Integrated Products, DS21352L Datasheet - Page 32

IC TXRX T1 1-CHIP 3.3V 100-LQFP

DS21352L

Manufacturer Part Number
DS21352L
Description
IC TXRX T1 1-CHIP 3.3V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21352L

Function
Single-Chip Transceiver
Interface
HDLC, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
DSX-1 and CSU Line Build-Out Generator, HDLC Controller, In-Band Loop Code Generator and Detector
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21352L
Quantity:
5 510
Part Number:
DS21352L
Manufacturer:
JRC
Quantity:
5 510
Part Number:
DS21352L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352L
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21352L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LB
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
RCR2: RECEIVE CONTROL REGISTER 2 (Address=2C Hex)
SYMBOL
MOSCRF
(MSB)
RZBTSI
RD4YM
RSDW
RCS
FSBE
RSIO
RSM
RCS
RZBTSI
POSITION
RCR2.7
RCR2.6
RCR2.5
RCR2.4
RCR2.3
RCR2.2
RCR2.1
RCR2.0
RSDW
NAME AND DESCRIPTION
Receive Code Select.
0 = idle code (7F Hex)
1 = digital milliwatt code (1E/0B/0B/1E/9E/8B/8B/9E Hex)
Receive Side ZBTSI Support Enable. Allows ZBTSI information to be output on
RLINK pin.
0 = ZBTSI disabled
1 = ZBTSI enabled
RSYNC Double–Wide. (note: this bit must be set to zero when RCR2.4 = 1 or when
RCR2.3 = 1)
0 = do not pulse double wide in signaling frames
1 = do pulse double wide in signaling frames
RSYNC Mode Select. Selects frame or multiframe pulse when RSYNC pin is in output
mode. In input mode (elastic store must be enabled) multiframe mode is only useful
when receive signaling re-insertion is enabled. See the timing in Section 21.
0 = frame mode
1 = multiframe mode
RSYNC I/O Select. (note: this bit must be set to zero when CCR1.2 = 0)
0 = RSYNC is an output
1 = RSYNC is an input (only valid if elastic store enabled)
Receive Side D4 Yellow Alarm Select.
0 = zeros in bit 2 of all channels
1 = a one in the S–bit position of frame 12
PCVCR Fs–Bit Error Report Enable.
0 = do not report bit errors in Fs–bit position; only Ft bit position
1 = report bit errors in Fs–bit position as well as Ft bit position
Multiframe Out of Sync Count Register Function Select.
0 = count errors in the framing bit position
1 = count the number of multiframes out of sync
RSM
32 of 137
RSIO
RD4YM
FSBE
MOSCRF
(LSB)

Related parts for DS21352L