DS21352L Maxim Integrated Products, DS21352L Datasheet - Page 20

IC TXRX T1 1-CHIP 3.3V 100-LQFP

DS21352L

Manufacturer Part Number
DS21352L
Description
IC TXRX T1 1-CHIP 3.3V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21352L

Function
Single-Chip Transceiver
Interface
HDLC, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
DSX-1 and CSU Line Build-Out Generator, HDLC Controller, In-Band Loop Code Generator and Detector
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21352L
Quantity:
5 510
Part Number:
DS21352L
Manufacturer:
JRC
Quantity:
5 510
Part Number:
DS21352L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352L
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21352L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LB
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21352LN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Updated on the rising edge of RCLKO with bipolar data out of the line interface. This pin is normally tied to RPOSI.
Signal Name:
Signal Description:
Signal Type:
Updated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally tied to RPOSI.
Signal Name:
Signal Description:
Signal Type:
Buffered recovered clock from the T1 line. This pin is normally tied to RCLKI.
Signal Name:
Signal Description:
Signal Type:
Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied
together for a NRZ interface. Can be internally connected to RPOSO by tying the LIUC pin high.
Signal Name:
Signal Description:
Signal Type:
Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied
together for a NRZ interface. Can be internally connected to RNEGO by tying the LIUC pin high.
Signal Name:
Signal Description:
Signal Type:
Clock used to clock data through the receive side framer. This pin is normally tied to RCLKO. Can be internally connected to
RCLKO by tying the LIUC pin high.
RNEGO
Receive Negative Data Input
Output
RCLKO
Receive Clock Output
Output
RPOSI
Receive Positive Data Input
Input
RNEGI
Receive Negative Data Input
Input
RCLKI
Receive Clock Input
Input
20 of 137

Related parts for DS21352L