DS2155LNC2+ Maxim Integrated Products, DS2155LNC2+ Datasheet - Page 210

IC TXRX T1/E1/J1 SGL 100-LQFP

DS2155LNC2+

Manufacturer Part Number
DS2155LNC2+
Description
IC TXRX T1/E1/J1 SGL 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS2155LNC2+

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
BERT Generator and Detector, CMI Coder and Decoder, HDLC Controller
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Figure 35-5. Receive-Side 2.048MHz Boundary Timing (Elastic Store
Enabled)
Note 1: RSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to 1.
Note 2: RSYNC is in the output mode (IOCR1.4 = 0).
Note 3: RSYNC is in the input mode (IOCR1.4 = 1).
Note 4: RCHBLK is forced to 1 in the same channels as RSER (see Note 1).
Note 5: The F-bit position is passed through the receive-side elastic store.
Figure 35-6. Transmit-Side D4 Timing
Note 1: TSYNC in the frame mode (IOCR1.2 = 0) and double-wide frame sync is not enabled (IOCR1.1 = 0).
Note 2: TSYNC in the frame mode (IOCR1.2 = 0) and double-wide frame sync is enabled (IOCR1.1 = 1).
Note 3: TSYNC in the multiframe mode (IOCR1.2 = 1).
Note 4: TLINK data (Fs bits) is sampled during the F-bit position of even frames for insertion into the outgoing T1 stream when enabled through
RCHBLK
RSYSCLK
RMSYNC
RCHCLK
RSYNC
RSYNC
RSER
FRAME#
TSSYNC
RSIG
TSYNC
TSYNC
TSYNC
TLINK
TLCLK
T1TCR1.2.
3
2
4
1
2
3
4
1
1
CHANNEL 31
2
A
CHANNEL 31
B
3
C/A D/B
4
LSB MSB
5
6
7
210 of 238
CHANNEL 32
8
A
CHANNEL 32
9
B
10
C/A D/B
LSB
11
F
12
5
CHANNEL 1
1
CHANNEL 1
2
3
4
5

Related parts for DS2155LNC2+